PM / OPP: Parse clock-latency and voltage-tolerance for v1 bindings
authorViresh Kumar <viresh.kumar@linaro.org>
Tue, 9 Feb 2016 05:00:37 +0000 (10:30 +0530)
committerAlex Shi <alex.shi@linaro.org>
Fri, 8 Apr 2016 03:24:26 +0000 (11:24 +0800)
commitdf8ba0ff4a9638731dbe1355b4b9fbf1b26fa5a9
tree8d8a764e3bdcaaf8d53b115c0cc1bde9d94543c9
parent2f5f3fb48d3e36e6855fb658f25ce088ac6fe277
PM / OPP: Parse clock-latency and voltage-tolerance for v1 bindings

V2 bindings have better support for clock-latency and voltage-tolerance
and doesn't need special care. To use callbacks, like
dev_pm_opp_get_max_{transition|volt}_latency(), irrespective of the
bindings, the core needs to know clock-latency/voltage-tolerance for the
earlier bindings.

This patch reads clock-latency/voltage-tolerance from the device node,
irrespective of the bindings (to keep it simple) and use them only for
V1 bindings.

Signed-off-by: Viresh Kumar <viresh.kumar@linaro.org>
Reviewed-by: Stephen Boyd <sboyd@codeaurora.org>
Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
(cherry picked from commit 50f8cfbd5897ca182d43f4caf19937153f17a604)
Signed-off-by: Alex Shi <alex.shi@linaro.org>
drivers/base/power/opp/core.c
drivers/base/power/opp/opp.h