drm/i915: add L3 bank clock gating disable on VLV