pause SMP and fix idle clk gate when change ddr frequence