drm/nve0/fifo: recover from mmu faults on bar1/bar3