[mips] Properly parse registers that appear in inline-asm constraints.