MIPS: Add Cavium OCTEON processor CSR definitions