Make g5 target explicit; scheduling affects register choice.