ARM: dts: AM43x: Initial support
authorAfzal Mohammed <afzal@ti.com>
Mon, 3 Jun 2013 13:19:54 +0000 (18:49 +0530)
committerBenoit Cousson <benoit.cousson@linaro.org>
Tue, 18 Jun 2013 23:53:41 +0000 (18:53 -0500)
DT source (minimal) for AM4372 SoC to represent AM43x SoC's. Those
represented here are the minimal DT nodes necessary to get kernel
booting.

In DT nodes, "ti,hwmod" property has not been added, this would be
added along with PRCM support for AM43x.

Signed-off-by: Ankur Kishore <a-kishore@ti.com>
Signed-off-by: Afzal Mohammed <afzal@ti.com>
Signed-off-by: Benoit Cousson <benoit.cousson@linaro.org>
arch/arm/boot/dts/am4372.dtsi [new file with mode: 0644]

diff --git a/arch/arm/boot/dts/am4372.dtsi b/arch/arm/boot/dts/am4372.dtsi
new file mode 100644 (file)
index 0000000..ddc1df7
--- /dev/null
@@ -0,0 +1,68 @@
+/*
+ * Device Tree Source for AM4372 SoC
+ *
+ * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
+ *
+ * This file is licensed under the terms of the GNU General Public License
+ * version 2.  This program is licensed "as is" without any warranty of any
+ * kind, whether express or implied.
+ */
+
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+
+#include "skeleton.dtsi"
+
+/ {
+       compatible = "ti,am4372", "ti,am43";
+       interrupt-parent = <&gic>;
+
+
+       aliases {
+               serial0 = &uart0;
+       };
+
+       cpus {
+               cpu@0 {
+                       compatible = "arm,cortex-a9";
+               };
+       };
+
+       gic: interrupt-controller@48241000 {
+               compatible = "arm,cortex-a9-gic";
+               interrupt-controller;
+               #interrupt-cells = <3>;
+               reg = <0x48241000 0x1000>,
+                     <0x48240100 0x0100>;
+       };
+
+       ocp {
+               compatible = "simple-bus";
+               #address-cells = <1>;
+               #size-cells = <1>;
+               ranges;
+
+               uart0: serial@44e09000 {
+                       compatible = "ti,am4372-uart","ti,omap2-uart";
+                       reg = <0x44e09000 0x2000>;
+                       interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
+               };
+
+               timer1: timer@44e31000 {
+                       compatible = "ti,am4372-timer-1ms","ti,am335x-timer-1ms";
+                       reg = <0x44e31000 0x400>;
+                       interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
+                       ti,timer-alwon;
+               };
+
+               timer2: timer@48040000  {
+                       compatible = "ti,am4372-timer","ti,am335x-timer";
+                       reg = <0x48040000  0x400>;
+                       interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
+               };
+
+               counter32k: counter@44e86000 {
+                       compatible = "ti,am4372-counter32k","ti,omap-counter32k";
+                       reg = <0x44e86000 0x40>;
+               };
+       };
+};