projects
/
oota-llvm.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
2f5bca5
)
check the correct VT
author
Andrew Lenharth
<andrewl@lenharth.org>
Mon, 4 Jul 2005 20:07:21 +0000
(20:07 +0000)
committer
Andrew Lenharth
<andrewl@lenharth.org>
Mon, 4 Jul 2005 20:07:21 +0000
(20:07 +0000)
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@22332
91177308
-0d34-0410-b5e6-
96231b3b80d8
lib/Target/Alpha/AlphaISelPattern.cpp
patch
|
blob
|
history
diff --git
a/lib/Target/Alpha/AlphaISelPattern.cpp
b/lib/Target/Alpha/AlphaISelPattern.cpp
index ed285a3d9ff5507a6cfd375ae85fb18d19054c1b..bef529308e79f87822142230c19554bfee40d891 100644
(file)
--- a/
lib/Target/Alpha/AlphaISelPattern.cpp
+++ b/
lib/Target/Alpha/AlphaISelPattern.cpp
@@
-1642,7
+1642,7
@@
unsigned AlphaISel::SelectExpr(SDOperand N) {
Select(Chain);
unsigned r = dyn_cast<RegSDNode>(Node)->getReg();
//std::cerr << "CopyFromReg " << Result << " = " << r << "\n";
- if (
isFP
)
+ if (
MVT::isFloatingPoint(N.getValue(0).getValueType())
)
BuildMI(BB, Alpha::CPYS, 2, Result).addReg(r).addReg(r);
else
BuildMI(BB, Alpha::BIS, 2, Result).addReg(r).addReg(r);