projects
/
oota-llvm.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
01b50ca
)
Remove an overly-aggressive assertion. The code following this assertion already...
author
Owen Anderson
<resistor@mac.com>
Wed, 12 Sep 2012 20:09:19 +0000
(20:09 +0000)
committer
Owen Anderson
<resistor@mac.com>
Wed, 12 Sep 2012 20:09:19 +0000
(20:09 +0000)
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@163736
91177308
-0d34-0410-b5e6-
96231b3b80d8
lib/CodeGen/SelectionDAG/InstrEmitter.cpp
patch
|
blob
|
history
diff --git
a/lib/CodeGen/SelectionDAG/InstrEmitter.cpp
b/lib/CodeGen/SelectionDAG/InstrEmitter.cpp
index 6d2cdeabd15c76ffe2bad31752a7706a51a6eabe..f6c164013d685cb9f113892beb1f04808cc0f20e 100644
(file)
--- a/
lib/CodeGen/SelectionDAG/InstrEmitter.cpp
+++ b/
lib/CodeGen/SelectionDAG/InstrEmitter.cpp
@@
-314,8
+314,6
@@
InstrEmitter::AddRegisterOperand(MachineInstr *MI, SDValue Op,
const TargetRegisterClass *DstRC = 0;
if (IIOpNum < II->getNumOperands())
DstRC = TRI->getAllocatableClass(TII->getRegClass(*II,IIOpNum,TRI,*MF));
- assert((DstRC || (MI->isVariadic() && IIOpNum >= MCID.getNumOperands())) &&
- "Don't have operand info for this instruction!");
if (DstRC && !MRI->constrainRegClass(VReg, DstRC, MinRCSize)) {
unsigned NewVReg = MRI->createVirtualRegister(DstRC);
BuildMI(*MBB, InsertPos, Op.getNode()->getDebugLoc(),