drm/nouveau/vdec: implement support for VP3 engines
authorIlia Mirkin <imirkin@alum.mit.edu>
Mon, 29 Jul 2013 02:30:06 +0000 (22:30 -0400)
committerBen Skeggs <bskeggs@redhat.com>
Wed, 4 Sep 2013 03:46:15 +0000 (13:46 +1000)
commitef7d64e5c27bc2587b4a20c9ae04413ce679bd8c
tree775522e08719e62fd1aac7695e9fbfb7380a7261
parent57be046e5af098ab2ff972269799ef495a7f8a2b
drm/nouveau/vdec: implement support for VP3 engines

For NV98+, BSP/VP/PPP are all FUC-based engines. Hook them all up in the
same way as NVC0, but with a couple of different values. Also make sure
that the PPP engine is handled in the fifo/mc/vm.

Signed-off-by: Ilia Mirkin <imirkin@alum.mit.edu>
Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
drivers/gpu/drm/nouveau/core/engine/bsp/nv98.c
drivers/gpu/drm/nouveau/core/engine/fifo/nv84.c
drivers/gpu/drm/nouveau/core/engine/ppp/nv98.c
drivers/gpu/drm/nouveau/core/engine/vp/nv98.c
drivers/gpu/drm/nouveau/core/subdev/mc/nv98.c
drivers/gpu/drm/nouveau/core/subdev/vm/nv50.c