lib/Target/ARM/Thumb2InstrInfo.h

   1 //===- Thumb2InstrInfo.h - Thumb-2 Instruction Information ------*- C++ -*-===//
   2 //
   3 //                     The LLVM Compiler Infrastructure
   4 //
   5 // This file is distributed under the University of Illinois Open Source
   6 // License. See LICENSE.TXT for details.
   7 //
   8 //===----------------------------------------------------------------------===//
   9 //
  10 // This file contains the Thumb-2 implementation of the TargetInstrInfo class.
  11 //
  12 //===----------------------------------------------------------------------===//
  13
  14 #ifndef THUMB2INSTRUCTIONINFO_H
  15 #define THUMB2INSTRUCTIONINFO_H
  16
  17 #include "llvm/Target/TargetInstrInfo.h"
  18 #include "ARM.h"
  19 #include "ARMInstrInfo.h"
  20 #include "Thumb2RegisterInfo.h"
  21
  22 namespace llvm {
  23 class ARMSubtarget;
  24 class ScheduleHazardRecognizer;
  25
  26 class Thumb2InstrInfo : public ARMBaseInstrInfo {
  27   Thumb2RegisterInfo RI;
  28 public:
  29   explicit Thumb2InstrInfo(const ARMSubtarget &STI);
  30
  31   // Return the non-pre/post incrementing version of 'Opc'. Return 0
  32   // if there is not such an opcode.
  33   unsigned getUnindexedOpcode(unsigned Opc) const;
  34
  35   void ReplaceTailWithBranchTo(MachineBasicBlock::iterator Tail,
  36                                MachineBasicBlock *NewDest) const;
  37
  38   bool isLegalToSplitMBBAt(MachineBasicBlock &MBB,
  39                            MachineBasicBlock::iterator MBBI) const;
  40
  41   bool isProfitableToIfCvt(MachineBasicBlock &MBB, unsigned NumInstrs,
  42                            float Prediction, float Confidence) const;
  43   bool isProfitableToIfCvt(MachineBasicBlock &TMBB, unsigned NumTInstrs,
  44                            MachineBasicBlock &FMBB, unsigned NumFInstrs,
  45                            float Prediction, float Confidence) const;
  46
  47   void copyPhysReg(MachineBasicBlock &MBB,
  48                    MachineBasicBlock::iterator I, DebugLoc DL,
  49                    unsigned DestReg, unsigned SrcReg,
  50                    bool KillSrc) const;
  51
  52   void storeRegToStackSlot(MachineBasicBlock &MBB,
  53                            MachineBasicBlock::iterator MBBI,
  54                            unsigned SrcReg, bool isKill, int FrameIndex,
  55                            const TargetRegisterClass *RC,
  56                            const TargetRegisterInfo *TRI) const;
  57
  58   void loadRegFromStackSlot(MachineBasicBlock &MBB,
  59                             MachineBasicBlock::iterator MBBI,
  60                             unsigned DestReg, int FrameIndex,
  61                             const TargetRegisterClass *RC,
  62                             const TargetRegisterInfo *TRI) const;
  63
  64   /// scheduleTwoAddrSource - Schedule the copy / re-mat of the source of the
  65   /// two-addrss instruction inserted by two-address pass.
  66   void scheduleTwoAddrSource(MachineInstr *SrcMI, MachineInstr *UseMI,
  67                              const TargetRegisterInfo &TRI) const;
  68
  69   /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As
  70   /// such, whenever a client has an instance of instruction info, it should
  71   /// always be able to get register info as well (through this method).
  72   ///
  73   const Thumb2RegisterInfo &getRegisterInfo() const { return RI; }
  74
  75   ScheduleHazardRecognizer *
  76   CreateTargetPostRAHazardRecognizer(const InstrItineraryData *II) const;
  77 };
  78
  79 /// getITInstrPredicate - Valid only in Thumb2 mode. This function is identical
  80 /// to llvm::getInstrPredicate except it returns AL for conditional branch
  81 /// instructions which are "predicated", but are not in IT blocks.
  82 ARMCC::CondCodes getITInstrPredicate(const MachineInstr *MI, unsigned &PredReg);
  83
  84
  85 }
  86
  87 #endif // THUMB2INSTRUCTIONINFO_H