1 //===-- SIInstrInfo.cpp - SI Instruction Information ---------------------===//
3 // The LLVM Compiler Infrastructure
5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details.
8 //===----------------------------------------------------------------------===//
11 /// \brief SI Implementation of TargetInstrInfo.
13 //===----------------------------------------------------------------------===//
16 #include "SIInstrInfo.h"
17 #include "AMDGPUTargetMachine.h"
18 #include "SIDefines.h"
19 #include "SIMachineFunctionInfo.h"
20 #include "llvm/CodeGen/MachineFrameInfo.h"
21 #include "llvm/CodeGen/MachineInstrBuilder.h"
22 #include "llvm/CodeGen/MachineRegisterInfo.h"
23 #include "llvm/IR/Function.h"
24 #include "llvm/CodeGen/RegisterScavenging.h"
25 #include "llvm/MC/MCInstrDesc.h"
26 #include "llvm/Support/Debug.h"
30 SIInstrInfo::SIInstrInfo(const AMDGPUSubtarget &st)
31 : AMDGPUInstrInfo(st), RI() {}
33 //===----------------------------------------------------------------------===//
34 // TargetInstrInfo callbacks
35 //===----------------------------------------------------------------------===//
37 static unsigned getNumOperandsNoGlue(SDNode *Node) {
38 unsigned N = Node->getNumOperands();
39 while (N && Node->getOperand(N - 1).getValueType() == MVT::Glue)
44 static SDValue findChainOperand(SDNode *Load) {
45 SDValue LastOp = Load->getOperand(getNumOperandsNoGlue(Load) - 1);
46 assert(LastOp.getValueType() == MVT::Other && "Chain missing from load node");
50 /// \brief Returns true if both nodes have the same value for the given
51 /// operand \p Op, or if both nodes do not have this operand.
52 static bool nodesHaveSameOperandValue(SDNode *N0, SDNode* N1, unsigned OpName) {
53 unsigned Opc0 = N0->getMachineOpcode();
54 unsigned Opc1 = N1->getMachineOpcode();
56 int Op0Idx = AMDGPU::getNamedOperandIdx(Opc0, OpName);
57 int Op1Idx = AMDGPU::getNamedOperandIdx(Opc1, OpName);
59 if (Op0Idx == -1 && Op1Idx == -1)
63 if ((Op0Idx == -1 && Op1Idx != -1) ||
64 (Op1Idx == -1 && Op0Idx != -1))
67 // getNamedOperandIdx returns the index for the MachineInstr's operands,
68 // which includes the result as the first operand. We are indexing into the
69 // MachineSDNode's operands, so we need to skip the result operand to get
74 return N0->getOperand(Op0Idx) == N1->getOperand(Op1Idx);
77 bool SIInstrInfo::isReallyTriviallyReMaterializable(const MachineInstr *MI,
78 AliasAnalysis *AA) const {
79 // TODO: The generic check fails for VALU instructions that should be
80 // rematerializable due to implicit reads of exec. We really want all of the
81 // generic logic for this except for this.
82 switch (MI->getOpcode()) {
83 case AMDGPU::V_MOV_B32_e32:
84 case AMDGPU::V_MOV_B32_e64:
85 case AMDGPU::V_MOV_B64_PSEUDO:
92 bool SIInstrInfo::areLoadsFromSameBasePtr(SDNode *Load0, SDNode *Load1,
94 int64_t &Offset1) const {
95 if (!Load0->isMachineOpcode() || !Load1->isMachineOpcode())
98 unsigned Opc0 = Load0->getMachineOpcode();
99 unsigned Opc1 = Load1->getMachineOpcode();
101 // Make sure both are actually loads.
102 if (!get(Opc0).mayLoad() || !get(Opc1).mayLoad())
105 if (isDS(Opc0) && isDS(Opc1)) {
107 // FIXME: Handle this case:
108 if (getNumOperandsNoGlue(Load0) != getNumOperandsNoGlue(Load1))
112 if (Load0->getOperand(1) != Load1->getOperand(1))
116 if (findChainOperand(Load0) != findChainOperand(Load1))
119 // Skip read2 / write2 variants for simplicity.
120 // TODO: We should report true if the used offsets are adjacent (excluded
122 if (AMDGPU::getNamedOperandIdx(Opc0, AMDGPU::OpName::data1) != -1 ||
123 AMDGPU::getNamedOperandIdx(Opc1, AMDGPU::OpName::data1) != -1)
126 Offset0 = cast<ConstantSDNode>(Load0->getOperand(2))->getZExtValue();
127 Offset1 = cast<ConstantSDNode>(Load1->getOperand(2))->getZExtValue();
131 if (isSMRD(Opc0) && isSMRD(Opc1)) {
132 assert(getNumOperandsNoGlue(Load0) == getNumOperandsNoGlue(Load1));
135 if (Load0->getOperand(0) != Load1->getOperand(0))
138 const ConstantSDNode *Load0Offset =
139 dyn_cast<ConstantSDNode>(Load0->getOperand(1));
140 const ConstantSDNode *Load1Offset =
141 dyn_cast<ConstantSDNode>(Load1->getOperand(1));
143 if (!Load0Offset || !Load1Offset)
147 if (findChainOperand(Load0) != findChainOperand(Load1))
150 Offset0 = Load0Offset->getZExtValue();
151 Offset1 = Load1Offset->getZExtValue();
155 // MUBUF and MTBUF can access the same addresses.
156 if ((isMUBUF(Opc0) || isMTBUF(Opc0)) && (isMUBUF(Opc1) || isMTBUF(Opc1))) {
158 // MUBUF and MTBUF have vaddr at different indices.
159 if (!nodesHaveSameOperandValue(Load0, Load1, AMDGPU::OpName::soffset) ||
160 findChainOperand(Load0) != findChainOperand(Load1) ||
161 !nodesHaveSameOperandValue(Load0, Load1, AMDGPU::OpName::vaddr) ||
162 !nodesHaveSameOperandValue(Load0, Load1, AMDGPU::OpName::srsrc))
165 int OffIdx0 = AMDGPU::getNamedOperandIdx(Opc0, AMDGPU::OpName::offset);
166 int OffIdx1 = AMDGPU::getNamedOperandIdx(Opc1, AMDGPU::OpName::offset);
168 if (OffIdx0 == -1 || OffIdx1 == -1)
171 // getNamedOperandIdx returns the index for MachineInstrs. Since they
172 // inlcude the output in the operand list, but SDNodes don't, we need to
173 // subtract the index by one.
177 SDValue Off0 = Load0->getOperand(OffIdx0);
178 SDValue Off1 = Load1->getOperand(OffIdx1);
180 // The offset might be a FrameIndexSDNode.
181 if (!isa<ConstantSDNode>(Off0) || !isa<ConstantSDNode>(Off1))
184 Offset0 = cast<ConstantSDNode>(Off0)->getZExtValue();
185 Offset1 = cast<ConstantSDNode>(Off1)->getZExtValue();
192 static bool isStride64(unsigned Opc) {
194 case AMDGPU::DS_READ2ST64_B32:
195 case AMDGPU::DS_READ2ST64_B64:
196 case AMDGPU::DS_WRITE2ST64_B32:
197 case AMDGPU::DS_WRITE2ST64_B64:
204 bool SIInstrInfo::getMemOpBaseRegImmOfs(MachineInstr *LdSt, unsigned &BaseReg,
206 const TargetRegisterInfo *TRI) const {
207 unsigned Opc = LdSt->getOpcode();
209 const MachineOperand *OffsetImm = getNamedOperand(*LdSt,
210 AMDGPU::OpName::offset);
212 // Normal, single offset LDS instruction.
213 const MachineOperand *AddrReg = getNamedOperand(*LdSt,
214 AMDGPU::OpName::addr);
216 BaseReg = AddrReg->getReg();
217 Offset = OffsetImm->getImm();
221 // The 2 offset instructions use offset0 and offset1 instead. We can treat
222 // these as a load with a single offset if the 2 offsets are consecutive. We
223 // will use this for some partially aligned loads.
224 const MachineOperand *Offset0Imm = getNamedOperand(*LdSt,
225 AMDGPU::OpName::offset0);
226 const MachineOperand *Offset1Imm = getNamedOperand(*LdSt,
227 AMDGPU::OpName::offset1);
229 uint8_t Offset0 = Offset0Imm->getImm();
230 uint8_t Offset1 = Offset1Imm->getImm();
232 if (Offset1 > Offset0 && Offset1 - Offset0 == 1) {
233 // Each of these offsets is in element sized units, so we need to convert
234 // to bytes of the individual reads.
238 EltSize = getOpRegClass(*LdSt, 0)->getSize() / 2;
240 assert(LdSt->mayStore());
241 int Data0Idx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::data0);
242 EltSize = getOpRegClass(*LdSt, Data0Idx)->getSize();
248 const MachineOperand *AddrReg = getNamedOperand(*LdSt,
249 AMDGPU::OpName::addr);
250 BaseReg = AddrReg->getReg();
251 Offset = EltSize * Offset0;
258 if (isMUBUF(Opc) || isMTBUF(Opc)) {
259 if (AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::soffset) != -1)
262 const MachineOperand *AddrReg = getNamedOperand(*LdSt,
263 AMDGPU::OpName::vaddr);
267 const MachineOperand *OffsetImm = getNamedOperand(*LdSt,
268 AMDGPU::OpName::offset);
269 BaseReg = AddrReg->getReg();
270 Offset = OffsetImm->getImm();
275 const MachineOperand *OffsetImm = getNamedOperand(*LdSt,
276 AMDGPU::OpName::offset);
280 const MachineOperand *SBaseReg = getNamedOperand(*LdSt,
281 AMDGPU::OpName::sbase);
282 BaseReg = SBaseReg->getReg();
283 Offset = OffsetImm->getImm();
290 bool SIInstrInfo::shouldClusterLoads(MachineInstr *FirstLdSt,
291 MachineInstr *SecondLdSt,
292 unsigned NumLoads) const {
293 unsigned Opc0 = FirstLdSt->getOpcode();
294 unsigned Opc1 = SecondLdSt->getOpcode();
296 // TODO: This needs finer tuning
300 if (isDS(Opc0) && isDS(Opc1))
303 if (isSMRD(Opc0) && isSMRD(Opc1))
306 if ((isMUBUF(Opc0) || isMTBUF(Opc0)) && (isMUBUF(Opc1) || isMTBUF(Opc1)))
313 SIInstrInfo::copyPhysReg(MachineBasicBlock &MBB,
314 MachineBasicBlock::iterator MI, DebugLoc DL,
315 unsigned DestReg, unsigned SrcReg,
316 bool KillSrc) const {
318 // If we are trying to copy to or from SCC, there is a bug somewhere else in
319 // the backend. While it may be theoretically possible to do this, it should
320 // never be necessary.
321 assert(DestReg != AMDGPU::SCC && SrcReg != AMDGPU::SCC);
323 static const int16_t Sub0_15[] = {
324 AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3,
325 AMDGPU::sub4, AMDGPU::sub5, AMDGPU::sub6, AMDGPU::sub7,
326 AMDGPU::sub8, AMDGPU::sub9, AMDGPU::sub10, AMDGPU::sub11,
327 AMDGPU::sub12, AMDGPU::sub13, AMDGPU::sub14, AMDGPU::sub15, 0
330 static const int16_t Sub0_7[] = {
331 AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3,
332 AMDGPU::sub4, AMDGPU::sub5, AMDGPU::sub6, AMDGPU::sub7, 0
335 static const int16_t Sub0_3[] = {
336 AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3, 0
339 static const int16_t Sub0_2[] = {
340 AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, 0
343 static const int16_t Sub0_1[] = {
344 AMDGPU::sub0, AMDGPU::sub1, 0
348 const int16_t *SubIndices;
350 if (AMDGPU::SReg_32RegClass.contains(DestReg)) {
351 assert(AMDGPU::SReg_32RegClass.contains(SrcReg));
352 BuildMI(MBB, MI, DL, get(AMDGPU::S_MOV_B32), DestReg)
353 .addReg(SrcReg, getKillRegState(KillSrc));
356 } else if (AMDGPU::SReg_64RegClass.contains(DestReg)) {
357 if (DestReg == AMDGPU::VCC) {
358 if (AMDGPU::SReg_64RegClass.contains(SrcReg)) {
359 BuildMI(MBB, MI, DL, get(AMDGPU::S_MOV_B64), AMDGPU::VCC)
360 .addReg(SrcReg, getKillRegState(KillSrc));
362 // FIXME: Hack until VReg_1 removed.
363 assert(AMDGPU::VGPR_32RegClass.contains(SrcReg));
364 BuildMI(MBB, MI, DL, get(AMDGPU::V_CMP_NE_I32_e32))
366 .addReg(SrcReg, getKillRegState(KillSrc));
372 assert(AMDGPU::SReg_64RegClass.contains(SrcReg));
373 BuildMI(MBB, MI, DL, get(AMDGPU::S_MOV_B64), DestReg)
374 .addReg(SrcReg, getKillRegState(KillSrc));
377 } else if (AMDGPU::SReg_128RegClass.contains(DestReg)) {
378 assert(AMDGPU::SReg_128RegClass.contains(SrcReg));
379 Opcode = AMDGPU::S_MOV_B32;
382 } else if (AMDGPU::SReg_256RegClass.contains(DestReg)) {
383 assert(AMDGPU::SReg_256RegClass.contains(SrcReg));
384 Opcode = AMDGPU::S_MOV_B32;
387 } else if (AMDGPU::SReg_512RegClass.contains(DestReg)) {
388 assert(AMDGPU::SReg_512RegClass.contains(SrcReg));
389 Opcode = AMDGPU::S_MOV_B32;
390 SubIndices = Sub0_15;
392 } else if (AMDGPU::VGPR_32RegClass.contains(DestReg)) {
393 assert(AMDGPU::VGPR_32RegClass.contains(SrcReg) ||
394 AMDGPU::SReg_32RegClass.contains(SrcReg));
395 BuildMI(MBB, MI, DL, get(AMDGPU::V_MOV_B32_e32), DestReg)
396 .addReg(SrcReg, getKillRegState(KillSrc));
399 } else if (AMDGPU::VReg_64RegClass.contains(DestReg)) {
400 assert(AMDGPU::VReg_64RegClass.contains(SrcReg) ||
401 AMDGPU::SReg_64RegClass.contains(SrcReg));
402 Opcode = AMDGPU::V_MOV_B32_e32;
405 } else if (AMDGPU::VReg_96RegClass.contains(DestReg)) {
406 assert(AMDGPU::VReg_96RegClass.contains(SrcReg));
407 Opcode = AMDGPU::V_MOV_B32_e32;
410 } else if (AMDGPU::VReg_128RegClass.contains(DestReg)) {
411 assert(AMDGPU::VReg_128RegClass.contains(SrcReg) ||
412 AMDGPU::SReg_128RegClass.contains(SrcReg));
413 Opcode = AMDGPU::V_MOV_B32_e32;
416 } else if (AMDGPU::VReg_256RegClass.contains(DestReg)) {
417 assert(AMDGPU::VReg_256RegClass.contains(SrcReg) ||
418 AMDGPU::SReg_256RegClass.contains(SrcReg));
419 Opcode = AMDGPU::V_MOV_B32_e32;
422 } else if (AMDGPU::VReg_512RegClass.contains(DestReg)) {
423 assert(AMDGPU::VReg_512RegClass.contains(SrcReg) ||
424 AMDGPU::SReg_512RegClass.contains(SrcReg));
425 Opcode = AMDGPU::V_MOV_B32_e32;
426 SubIndices = Sub0_15;
429 llvm_unreachable("Can't copy register!");
432 while (unsigned SubIdx = *SubIndices++) {
433 MachineInstrBuilder Builder = BuildMI(MBB, MI, DL,
434 get(Opcode), RI.getSubReg(DestReg, SubIdx));
436 Builder.addReg(RI.getSubReg(SrcReg, SubIdx), getKillRegState(KillSrc));
439 Builder.addReg(DestReg, RegState::Define | RegState::Implicit);
443 int SIInstrInfo::commuteOpcode(const MachineInstr &MI) const {
444 const unsigned Opcode = MI.getOpcode();
448 // Try to map original to commuted opcode
449 NewOpc = AMDGPU::getCommuteRev(Opcode);
451 // Check if the commuted (REV) opcode exists on the target.
452 return pseudoToMCOpcode(NewOpc) != -1 ? NewOpc : -1;
454 // Try to map commuted to original opcode
455 NewOpc = AMDGPU::getCommuteOrig(Opcode);
457 // Check if the original (non-REV) opcode exists on the target.
458 return pseudoToMCOpcode(NewOpc) != -1 ? NewOpc : -1;
463 unsigned SIInstrInfo::getMovOpcode(const TargetRegisterClass *DstRC) const {
465 if (DstRC->getSize() == 4) {
466 return RI.isSGPRClass(DstRC) ? AMDGPU::S_MOV_B32 : AMDGPU::V_MOV_B32_e32;
467 } else if (DstRC->getSize() == 8 && RI.isSGPRClass(DstRC)) {
468 return AMDGPU::S_MOV_B64;
469 } else if (DstRC->getSize() == 8 && !RI.isSGPRClass(DstRC)) {
470 return AMDGPU::V_MOV_B64_PSEUDO;
475 void SIInstrInfo::storeRegToStackSlot(MachineBasicBlock &MBB,
476 MachineBasicBlock::iterator MI,
477 unsigned SrcReg, bool isKill,
479 const TargetRegisterClass *RC,
480 const TargetRegisterInfo *TRI) const {
481 MachineFunction *MF = MBB.getParent();
482 SIMachineFunctionInfo *MFI = MF->getInfo<SIMachineFunctionInfo>();
483 MachineFrameInfo *FrameInfo = MF->getFrameInfo();
484 DebugLoc DL = MBB.findDebugLoc(MI);
487 if (RI.isSGPRClass(RC)) {
488 // We are only allowed to create one new instruction when spilling
489 // registers, so we need to use pseudo instruction for spilling
491 switch (RC->getSize() * 8) {
492 case 32: Opcode = AMDGPU::SI_SPILL_S32_SAVE; break;
493 case 64: Opcode = AMDGPU::SI_SPILL_S64_SAVE; break;
494 case 128: Opcode = AMDGPU::SI_SPILL_S128_SAVE; break;
495 case 256: Opcode = AMDGPU::SI_SPILL_S256_SAVE; break;
496 case 512: Opcode = AMDGPU::SI_SPILL_S512_SAVE; break;
498 } else if(RI.hasVGPRs(RC) && ST.isVGPRSpillingEnabled(MFI)) {
499 MFI->setHasSpilledVGPRs();
501 switch(RC->getSize() * 8) {
502 case 32: Opcode = AMDGPU::SI_SPILL_V32_SAVE; break;
503 case 64: Opcode = AMDGPU::SI_SPILL_V64_SAVE; break;
504 case 96: Opcode = AMDGPU::SI_SPILL_V96_SAVE; break;
505 case 128: Opcode = AMDGPU::SI_SPILL_V128_SAVE; break;
506 case 256: Opcode = AMDGPU::SI_SPILL_V256_SAVE; break;
507 case 512: Opcode = AMDGPU::SI_SPILL_V512_SAVE; break;
512 MachinePointerInfo PtrInfo
513 = MachinePointerInfo::getFixedStack(*MF, FrameIndex);
514 unsigned Size = FrameInfo->getObjectSize(FrameIndex);
515 unsigned Align = FrameInfo->getObjectAlignment(FrameIndex);
516 MachineMemOperand *MMO
517 = MF->getMachineMemOperand(PtrInfo, MachineMemOperand::MOStore,
520 FrameInfo->setObjectAlignment(FrameIndex, 4);
521 BuildMI(MBB, MI, DL, get(Opcode))
523 .addFrameIndex(FrameIndex)
524 // Place-holder registers, these will be filled in by
525 // SIPrepareScratchRegs.
526 .addReg(AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3, RegState::Undef)
527 .addReg(AMDGPU::SGPR0, RegState::Undef)
530 LLVMContext &Ctx = MF->getFunction()->getContext();
531 Ctx.emitError("SIInstrInfo::storeRegToStackSlot - Do not know how to"
533 BuildMI(MBB, MI, DL, get(AMDGPU::KILL))
538 void SIInstrInfo::loadRegFromStackSlot(MachineBasicBlock &MBB,
539 MachineBasicBlock::iterator MI,
540 unsigned DestReg, int FrameIndex,
541 const TargetRegisterClass *RC,
542 const TargetRegisterInfo *TRI) const {
543 MachineFunction *MF = MBB.getParent();
544 const SIMachineFunctionInfo *MFI = MF->getInfo<SIMachineFunctionInfo>();
545 MachineFrameInfo *FrameInfo = MF->getFrameInfo();
546 DebugLoc DL = MBB.findDebugLoc(MI);
549 if (RI.isSGPRClass(RC)){
550 switch(RC->getSize() * 8) {
551 case 32: Opcode = AMDGPU::SI_SPILL_S32_RESTORE; break;
552 case 64: Opcode = AMDGPU::SI_SPILL_S64_RESTORE; break;
553 case 128: Opcode = AMDGPU::SI_SPILL_S128_RESTORE; break;
554 case 256: Opcode = AMDGPU::SI_SPILL_S256_RESTORE; break;
555 case 512: Opcode = AMDGPU::SI_SPILL_S512_RESTORE; break;
557 } else if(RI.hasVGPRs(RC) && ST.isVGPRSpillingEnabled(MFI)) {
558 switch(RC->getSize() * 8) {
559 case 32: Opcode = AMDGPU::SI_SPILL_V32_RESTORE; break;
560 case 64: Opcode = AMDGPU::SI_SPILL_V64_RESTORE; break;
561 case 96: Opcode = AMDGPU::SI_SPILL_V96_RESTORE; break;
562 case 128: Opcode = AMDGPU::SI_SPILL_V128_RESTORE; break;
563 case 256: Opcode = AMDGPU::SI_SPILL_V256_RESTORE; break;
564 case 512: Opcode = AMDGPU::SI_SPILL_V512_RESTORE; break;
570 FrameInfo->setObjectAlignment(FrameIndex, Align);
571 unsigned Size = FrameInfo->getObjectSize(FrameIndex);
573 MachinePointerInfo PtrInfo
574 = MachinePointerInfo::getFixedStack(*MF, FrameIndex);
575 MachineMemOperand *MMO = MF->getMachineMemOperand(
576 PtrInfo, MachineMemOperand::MOLoad, Size, Align);
578 BuildMI(MBB, MI, DL, get(Opcode), DestReg)
579 .addFrameIndex(FrameIndex)
580 // Place-holder registers, these will be filled in by
581 // SIPrepareScratchRegs.
582 .addReg(AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3, RegState::Undef)
583 .addReg(AMDGPU::SGPR0, RegState::Undef)
586 LLVMContext &Ctx = MF->getFunction()->getContext();
587 Ctx.emitError("SIInstrInfo::loadRegFromStackSlot - Do not know how to"
588 " restore register");
589 BuildMI(MBB, MI, DL, get(AMDGPU::IMPLICIT_DEF), DestReg);
593 /// \param @Offset Offset in bytes of the FrameIndex being spilled
594 unsigned SIInstrInfo::calculateLDSSpillAddress(MachineBasicBlock &MBB,
595 MachineBasicBlock::iterator MI,
596 RegScavenger *RS, unsigned TmpReg,
597 unsigned FrameOffset,
598 unsigned Size) const {
599 MachineFunction *MF = MBB.getParent();
600 SIMachineFunctionInfo *MFI = MF->getInfo<SIMachineFunctionInfo>();
601 const AMDGPUSubtarget &ST = MF->getSubtarget<AMDGPUSubtarget>();
602 const SIRegisterInfo *TRI =
603 static_cast<const SIRegisterInfo*>(ST.getRegisterInfo());
604 DebugLoc DL = MBB.findDebugLoc(MI);
605 unsigned WorkGroupSize = MFI->getMaximumWorkGroupSize(*MF);
606 unsigned WavefrontSize = ST.getWavefrontSize();
608 unsigned TIDReg = MFI->getTIDReg();
609 if (!MFI->hasCalculatedTID()) {
610 MachineBasicBlock &Entry = MBB.getParent()->front();
611 MachineBasicBlock::iterator Insert = Entry.front();
612 DebugLoc DL = Insert->getDebugLoc();
614 TIDReg = RI.findUnusedRegister(MF->getRegInfo(), &AMDGPU::VGPR_32RegClass);
615 if (TIDReg == AMDGPU::NoRegister)
619 if (MFI->getShaderType() == ShaderType::COMPUTE &&
620 WorkGroupSize > WavefrontSize) {
622 unsigned TIDIGXReg = TRI->getPreloadedValue(*MF, SIRegisterInfo::TIDIG_X);
623 unsigned TIDIGYReg = TRI->getPreloadedValue(*MF, SIRegisterInfo::TIDIG_Y);
624 unsigned TIDIGZReg = TRI->getPreloadedValue(*MF, SIRegisterInfo::TIDIG_Z);
625 unsigned InputPtrReg =
626 TRI->getPreloadedValue(*MF, SIRegisterInfo::INPUT_PTR);
627 for (unsigned Reg : {TIDIGXReg, TIDIGYReg, TIDIGZReg}) {
628 if (!Entry.isLiveIn(Reg))
629 Entry.addLiveIn(Reg);
632 RS->enterBasicBlock(&Entry);
633 unsigned STmp0 = RS->scavengeRegister(&AMDGPU::SGPR_32RegClass, 0);
634 unsigned STmp1 = RS->scavengeRegister(&AMDGPU::SGPR_32RegClass, 0);
635 BuildMI(Entry, Insert, DL, get(AMDGPU::S_LOAD_DWORD_IMM), STmp0)
637 .addImm(SI::KernelInputOffsets::NGROUPS_Z);
638 BuildMI(Entry, Insert, DL, get(AMDGPU::S_LOAD_DWORD_IMM), STmp1)
640 .addImm(SI::KernelInputOffsets::NGROUPS_Y);
642 // NGROUPS.X * NGROUPS.Y
643 BuildMI(Entry, Insert, DL, get(AMDGPU::S_MUL_I32), STmp1)
646 // (NGROUPS.X * NGROUPS.Y) * TIDIG.X
647 BuildMI(Entry, Insert, DL, get(AMDGPU::V_MUL_U32_U24_e32), TIDReg)
650 // NGROUPS.Z * TIDIG.Y + (NGROUPS.X * NGROPUS.Y * TIDIG.X)
651 BuildMI(Entry, Insert, DL, get(AMDGPU::V_MAD_U32_U24), TIDReg)
655 // (NGROUPS.Z * TIDIG.Y + (NGROUPS.X * NGROPUS.Y * TIDIG.X)) + TIDIG.Z
656 BuildMI(Entry, Insert, DL, get(AMDGPU::V_ADD_I32_e32), TIDReg)
661 BuildMI(Entry, Insert, DL, get(AMDGPU::V_MBCNT_LO_U32_B32_e64),
666 BuildMI(Entry, Insert, DL, get(AMDGPU::V_MBCNT_HI_U32_B32_e64),
672 BuildMI(Entry, Insert, DL, get(AMDGPU::V_LSHLREV_B32_e32),
676 MFI->setTIDReg(TIDReg);
679 // Add FrameIndex to LDS offset
680 unsigned LDSOffset = MFI->LDSSize + (FrameOffset * WorkGroupSize);
681 BuildMI(MBB, MI, DL, get(AMDGPU::V_ADD_I32_e32), TmpReg)
688 void SIInstrInfo::insertNOPs(MachineBasicBlock::iterator MI,
697 BuildMI(*MI->getParent(), MI, MI->getDebugLoc(), get(AMDGPU::S_NOP))
702 bool SIInstrInfo::expandPostRAPseudo(MachineBasicBlock::iterator MI) const {
703 MachineBasicBlock &MBB = *MI->getParent();
704 DebugLoc DL = MBB.findDebugLoc(MI);
705 switch (MI->getOpcode()) {
706 default: return AMDGPUInstrInfo::expandPostRAPseudo(MI);
708 case AMDGPU::SI_CONSTDATA_PTR: {
709 unsigned Reg = MI->getOperand(0).getReg();
710 unsigned RegLo = RI.getSubReg(Reg, AMDGPU::sub0);
711 unsigned RegHi = RI.getSubReg(Reg, AMDGPU::sub1);
713 BuildMI(MBB, MI, DL, get(AMDGPU::S_GETPC_B64), Reg);
715 // Add 32-bit offset from this instruction to the start of the constant data.
716 BuildMI(MBB, MI, DL, get(AMDGPU::S_ADD_U32), RegLo)
718 .addTargetIndex(AMDGPU::TI_CONSTDATA_START)
719 .addReg(AMDGPU::SCC, RegState::Define | RegState::Implicit);
720 BuildMI(MBB, MI, DL, get(AMDGPU::S_ADDC_U32), RegHi)
723 .addReg(AMDGPU::SCC, RegState::Define | RegState::Implicit)
724 .addReg(AMDGPU::SCC, RegState::Implicit);
725 MI->eraseFromParent();
728 case AMDGPU::SGPR_USE:
729 // This is just a placeholder for register allocation.
730 MI->eraseFromParent();
733 case AMDGPU::V_MOV_B64_PSEUDO: {
734 unsigned Dst = MI->getOperand(0).getReg();
735 unsigned DstLo = RI.getSubReg(Dst, AMDGPU::sub0);
736 unsigned DstHi = RI.getSubReg(Dst, AMDGPU::sub1);
738 const MachineOperand &SrcOp = MI->getOperand(1);
739 // FIXME: Will this work for 64-bit floating point immediates?
740 assert(!SrcOp.isFPImm());
742 APInt Imm(64, SrcOp.getImm());
743 BuildMI(MBB, MI, DL, get(AMDGPU::V_MOV_B32_e32), DstLo)
744 .addImm(Imm.getLoBits(32).getZExtValue())
745 .addReg(Dst, RegState::Implicit);
746 BuildMI(MBB, MI, DL, get(AMDGPU::V_MOV_B32_e32), DstHi)
747 .addImm(Imm.getHiBits(32).getZExtValue())
748 .addReg(Dst, RegState::Implicit);
750 assert(SrcOp.isReg());
751 BuildMI(MBB, MI, DL, get(AMDGPU::V_MOV_B32_e32), DstLo)
752 .addReg(RI.getSubReg(SrcOp.getReg(), AMDGPU::sub0))
753 .addReg(Dst, RegState::Implicit);
754 BuildMI(MBB, MI, DL, get(AMDGPU::V_MOV_B32_e32), DstHi)
755 .addReg(RI.getSubReg(SrcOp.getReg(), AMDGPU::sub1))
756 .addReg(Dst, RegState::Implicit);
758 MI->eraseFromParent();
762 case AMDGPU::V_CNDMASK_B64_PSEUDO: {
763 unsigned Dst = MI->getOperand(0).getReg();
764 unsigned DstLo = RI.getSubReg(Dst, AMDGPU::sub0);
765 unsigned DstHi = RI.getSubReg(Dst, AMDGPU::sub1);
766 unsigned Src0 = MI->getOperand(1).getReg();
767 unsigned Src1 = MI->getOperand(2).getReg();
768 const MachineOperand &SrcCond = MI->getOperand(3);
770 BuildMI(MBB, MI, DL, get(AMDGPU::V_CNDMASK_B32_e64), DstLo)
771 .addReg(RI.getSubReg(Src0, AMDGPU::sub0))
772 .addReg(RI.getSubReg(Src1, AMDGPU::sub0))
773 .addOperand(SrcCond);
774 BuildMI(MBB, MI, DL, get(AMDGPU::V_CNDMASK_B32_e64), DstHi)
775 .addReg(RI.getSubReg(Src0, AMDGPU::sub1))
776 .addReg(RI.getSubReg(Src1, AMDGPU::sub1))
777 .addOperand(SrcCond);
778 MI->eraseFromParent();
785 MachineInstr *SIInstrInfo::commuteInstruction(MachineInstr *MI,
787 int CommutedOpcode = commuteOpcode(*MI);
788 if (CommutedOpcode == -1)
791 int Src0Idx = AMDGPU::getNamedOperandIdx(MI->getOpcode(),
792 AMDGPU::OpName::src0);
793 assert(Src0Idx != -1 && "Should always have src0 operand");
795 MachineOperand &Src0 = MI->getOperand(Src0Idx);
799 int Src1Idx = AMDGPU::getNamedOperandIdx(MI->getOpcode(),
800 AMDGPU::OpName::src1);
804 MachineOperand &Src1 = MI->getOperand(Src1Idx);
806 // Make sure it's legal to commute operands for VOP2.
807 if (isVOP2(MI->getOpcode()) &&
808 (!isOperandLegal(MI, Src0Idx, &Src1) ||
809 !isOperandLegal(MI, Src1Idx, &Src0))) {
814 // Allow commuting instructions with Imm operands.
815 if (NewMI || !Src1.isImm() ||
816 (!isVOP2(MI->getOpcode()) && !isVOP3(MI->getOpcode()))) {
820 // Be sure to copy the source modifiers to the right place.
821 if (MachineOperand *Src0Mods
822 = getNamedOperand(*MI, AMDGPU::OpName::src0_modifiers)) {
823 MachineOperand *Src1Mods
824 = getNamedOperand(*MI, AMDGPU::OpName::src1_modifiers);
826 int Src0ModsVal = Src0Mods->getImm();
827 if (!Src1Mods && Src0ModsVal != 0)
830 // XXX - This assert might be a lie. It might be useful to have a neg
831 // modifier with 0.0.
832 int Src1ModsVal = Src1Mods->getImm();
833 assert((Src1ModsVal == 0) && "Not expecting modifiers with immediates");
835 Src1Mods->setImm(Src0ModsVal);
836 Src0Mods->setImm(Src1ModsVal);
839 unsigned Reg = Src0.getReg();
840 unsigned SubReg = Src0.getSubReg();
842 Src0.ChangeToImmediate(Src1.getImm());
844 llvm_unreachable("Should only have immediates");
846 Src1.ChangeToRegister(Reg, false);
847 Src1.setSubReg(SubReg);
849 MI = TargetInstrInfo::commuteInstruction(MI, NewMI);
853 MI->setDesc(get(CommutedOpcode));
858 // This needs to be implemented because the source modifiers may be inserted
859 // between the true commutable operands, and the base
860 // TargetInstrInfo::commuteInstruction uses it.
861 bool SIInstrInfo::findCommutedOpIndices(MachineInstr *MI,
863 unsigned &SrcOpIdx2) const {
864 const MCInstrDesc &MCID = MI->getDesc();
865 if (!MCID.isCommutable())
868 unsigned Opc = MI->getOpcode();
869 int Src0Idx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::src0);
873 // FIXME: Workaround TargetInstrInfo::commuteInstruction asserting on
875 if (!MI->getOperand(Src0Idx).isReg())
878 int Src1Idx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::src1);
882 if (!MI->getOperand(Src1Idx).isReg())
885 // If any source modifiers are set, the generic instruction commuting won't
886 // understand how to copy the source modifiers.
887 if (hasModifiersSet(*MI, AMDGPU::OpName::src0_modifiers) ||
888 hasModifiersSet(*MI, AMDGPU::OpName::src1_modifiers))
896 MachineInstr *SIInstrInfo::buildMovInstr(MachineBasicBlock *MBB,
897 MachineBasicBlock::iterator I,
899 unsigned SrcReg) const {
900 return BuildMI(*MBB, I, MBB->findDebugLoc(I), get(AMDGPU::V_MOV_B32_e32),
901 DstReg) .addReg(SrcReg);
904 bool SIInstrInfo::isMov(unsigned Opcode) const {
906 default: return false;
907 case AMDGPU::S_MOV_B32:
908 case AMDGPU::S_MOV_B64:
909 case AMDGPU::V_MOV_B32_e32:
910 case AMDGPU::V_MOV_B32_e64:
915 static void removeModOperands(MachineInstr &MI) {
916 unsigned Opc = MI.getOpcode();
917 int Src0ModIdx = AMDGPU::getNamedOperandIdx(Opc,
918 AMDGPU::OpName::src0_modifiers);
919 int Src1ModIdx = AMDGPU::getNamedOperandIdx(Opc,
920 AMDGPU::OpName::src1_modifiers);
921 int Src2ModIdx = AMDGPU::getNamedOperandIdx(Opc,
922 AMDGPU::OpName::src2_modifiers);
924 MI.RemoveOperand(Src2ModIdx);
925 MI.RemoveOperand(Src1ModIdx);
926 MI.RemoveOperand(Src0ModIdx);
929 bool SIInstrInfo::FoldImmediate(MachineInstr *UseMI, MachineInstr *DefMI,
930 unsigned Reg, MachineRegisterInfo *MRI) const {
931 if (!MRI->hasOneNonDBGUse(Reg))
934 unsigned Opc = UseMI->getOpcode();
935 if (Opc == AMDGPU::V_MAD_F32 || Opc == AMDGPU::V_MAC_F32_e64) {
936 // Don't fold if we are using source modifiers. The new VOP2 instructions
938 if (hasModifiersSet(*UseMI, AMDGPU::OpName::src0_modifiers) ||
939 hasModifiersSet(*UseMI, AMDGPU::OpName::src1_modifiers) ||
940 hasModifiersSet(*UseMI, AMDGPU::OpName::src2_modifiers)) {
944 MachineOperand *Src0 = getNamedOperand(*UseMI, AMDGPU::OpName::src0);
945 MachineOperand *Src1 = getNamedOperand(*UseMI, AMDGPU::OpName::src1);
946 MachineOperand *Src2 = getNamedOperand(*UseMI, AMDGPU::OpName::src2);
948 // Multiplied part is the constant: Use v_madmk_f32
949 // We should only expect these to be on src0 due to canonicalizations.
950 if (Src0->isReg() && Src0->getReg() == Reg) {
951 if (!Src1->isReg() ||
952 (Src1->isReg() && RI.isSGPRClass(MRI->getRegClass(Src1->getReg()))))
955 if (!Src2->isReg() ||
956 (Src2->isReg() && RI.isSGPRClass(MRI->getRegClass(Src2->getReg()))))
959 // We need to do some weird looking operand shuffling since the madmk
960 // operands are out of the normal expected order with the multiplied
961 // constant as the last operand.
963 // v_mad_f32 src0, src1, src2 -> v_madmk_f32 src0 * src2K + src1
968 const int64_t Imm = DefMI->getOperand(1).getImm();
970 // FIXME: This would be a lot easier if we could return a new instruction
971 // instead of having to modify in place.
973 // Remove these first since they are at the end.
974 UseMI->RemoveOperand(AMDGPU::getNamedOperandIdx(Opc,
975 AMDGPU::OpName::omod));
976 UseMI->RemoveOperand(AMDGPU::getNamedOperandIdx(Opc,
977 AMDGPU::OpName::clamp));
979 unsigned Src1Reg = Src1->getReg();
980 unsigned Src1SubReg = Src1->getSubReg();
981 unsigned Src2Reg = Src2->getReg();
982 unsigned Src2SubReg = Src2->getSubReg();
983 Src0->setReg(Src1Reg);
984 Src0->setSubReg(Src1SubReg);
985 Src0->setIsKill(Src1->isKill());
987 Src1->setReg(Src2Reg);
988 Src1->setSubReg(Src2SubReg);
989 Src1->setIsKill(Src2->isKill());
991 if (Opc == AMDGPU::V_MAC_F32_e64) {
992 UseMI->untieRegOperand(
993 AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::src2));
996 Src2->ChangeToImmediate(Imm);
998 removeModOperands(*UseMI);
999 UseMI->setDesc(get(AMDGPU::V_MADMK_F32));
1001 bool DeleteDef = MRI->hasOneNonDBGUse(Reg);
1003 DefMI->eraseFromParent();
1008 // Added part is the constant: Use v_madak_f32
1009 if (Src2->isReg() && Src2->getReg() == Reg) {
1010 // Not allowed to use constant bus for another operand.
1011 // We can however allow an inline immediate as src0.
1012 if (!Src0->isImm() &&
1013 (Src0->isReg() && RI.isSGPRClass(MRI->getRegClass(Src0->getReg()))))
1016 if (!Src1->isReg() ||
1017 (Src1->isReg() && RI.isSGPRClass(MRI->getRegClass(Src1->getReg()))))
1020 const int64_t Imm = DefMI->getOperand(1).getImm();
1022 // FIXME: This would be a lot easier if we could return a new instruction
1023 // instead of having to modify in place.
1025 // Remove these first since they are at the end.
1026 UseMI->RemoveOperand(AMDGPU::getNamedOperandIdx(Opc,
1027 AMDGPU::OpName::omod));
1028 UseMI->RemoveOperand(AMDGPU::getNamedOperandIdx(Opc,
1029 AMDGPU::OpName::clamp));
1031 if (Opc == AMDGPU::V_MAC_F32_e64) {
1032 UseMI->untieRegOperand(
1033 AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::src2));
1036 // ChangingToImmediate adds Src2 back to the instruction.
1037 Src2->ChangeToImmediate(Imm);
1039 // These come before src2.
1040 removeModOperands(*UseMI);
1041 UseMI->setDesc(get(AMDGPU::V_MADAK_F32));
1043 bool DeleteDef = MRI->hasOneNonDBGUse(Reg);
1045 DefMI->eraseFromParent();
1054 static bool offsetsDoNotOverlap(int WidthA, int OffsetA,
1055 int WidthB, int OffsetB) {
1056 int LowOffset = OffsetA < OffsetB ? OffsetA : OffsetB;
1057 int HighOffset = OffsetA < OffsetB ? OffsetB : OffsetA;
1058 int LowWidth = (LowOffset == OffsetA) ? WidthA : WidthB;
1059 return LowOffset + LowWidth <= HighOffset;
1062 bool SIInstrInfo::checkInstOffsetsDoNotOverlap(MachineInstr *MIa,
1063 MachineInstr *MIb) const {
1064 unsigned BaseReg0, Offset0;
1065 unsigned BaseReg1, Offset1;
1067 if (getMemOpBaseRegImmOfs(MIa, BaseReg0, Offset0, &RI) &&
1068 getMemOpBaseRegImmOfs(MIb, BaseReg1, Offset1, &RI)) {
1069 assert(MIa->hasOneMemOperand() && MIb->hasOneMemOperand() &&
1070 "read2 / write2 not expected here yet");
1071 unsigned Width0 = (*MIa->memoperands_begin())->getSize();
1072 unsigned Width1 = (*MIb->memoperands_begin())->getSize();
1073 if (BaseReg0 == BaseReg1 &&
1074 offsetsDoNotOverlap(Width0, Offset0, Width1, Offset1)) {
1082 bool SIInstrInfo::areMemAccessesTriviallyDisjoint(MachineInstr *MIa,
1084 AliasAnalysis *AA) const {
1085 unsigned Opc0 = MIa->getOpcode();
1086 unsigned Opc1 = MIb->getOpcode();
1088 assert(MIa && (MIa->mayLoad() || MIa->mayStore()) &&
1089 "MIa must load from or modify a memory location");
1090 assert(MIb && (MIb->mayLoad() || MIb->mayStore()) &&
1091 "MIb must load from or modify a memory location");
1093 if (MIa->hasUnmodeledSideEffects() || MIb->hasUnmodeledSideEffects())
1096 // XXX - Can we relax this between address spaces?
1097 if (MIa->hasOrderedMemoryRef() || MIb->hasOrderedMemoryRef())
1100 // TODO: Should we check the address space from the MachineMemOperand? That
1101 // would allow us to distinguish objects we know don't alias based on the
1102 // underlying address space, even if it was lowered to a different one,
1103 // e.g. private accesses lowered to use MUBUF instructions on a scratch
1107 return checkInstOffsetsDoNotOverlap(MIa, MIb);
1109 return !isFLAT(Opc1);
1112 if (isMUBUF(Opc0) || isMTBUF(Opc0)) {
1113 if (isMUBUF(Opc1) || isMTBUF(Opc1))
1114 return checkInstOffsetsDoNotOverlap(MIa, MIb);
1116 return !isFLAT(Opc1) && !isSMRD(Opc1);
1121 return checkInstOffsetsDoNotOverlap(MIa, MIb);
1123 return !isFLAT(Opc1) && !isMUBUF(Opc0) && !isMTBUF(Opc0);
1128 return checkInstOffsetsDoNotOverlap(MIa, MIb);
1136 MachineInstr *SIInstrInfo::convertToThreeAddress(MachineFunction::iterator &MBB,
1137 MachineBasicBlock::iterator &MI,
1138 LiveVariables *LV) const {
1140 switch (MI->getOpcode()) {
1141 default: return nullptr;
1142 case AMDGPU::V_MAC_F32_e64: break;
1143 case AMDGPU::V_MAC_F32_e32: {
1144 const MachineOperand *Src0 = getNamedOperand(*MI, AMDGPU::OpName::src0);
1145 if (Src0->isImm() && !isInlineConstant(*Src0, 4))
1151 const MachineOperand *Dst = getNamedOperand(*MI, AMDGPU::OpName::dst);
1152 const MachineOperand *Src0 = getNamedOperand(*MI, AMDGPU::OpName::src0);
1153 const MachineOperand *Src1 = getNamedOperand(*MI, AMDGPU::OpName::src1);
1154 const MachineOperand *Src2 = getNamedOperand(*MI, AMDGPU::OpName::src2);
1156 return BuildMI(*MBB, MI, MI->getDebugLoc(), get(AMDGPU::V_MAD_F32))
1158 .addImm(0) // Src0 mods
1160 .addImm(0) // Src1 mods
1162 .addImm(0) // Src mods
1168 bool SIInstrInfo::isInlineConstant(const APInt &Imm) const {
1169 int64_t SVal = Imm.getSExtValue();
1170 if (SVal >= -16 && SVal <= 64)
1173 if (Imm.getBitWidth() == 64) {
1174 uint64_t Val = Imm.getZExtValue();
1175 return (DoubleToBits(0.0) == Val) ||
1176 (DoubleToBits(1.0) == Val) ||
1177 (DoubleToBits(-1.0) == Val) ||
1178 (DoubleToBits(0.5) == Val) ||
1179 (DoubleToBits(-0.5) == Val) ||
1180 (DoubleToBits(2.0) == Val) ||
1181 (DoubleToBits(-2.0) == Val) ||
1182 (DoubleToBits(4.0) == Val) ||
1183 (DoubleToBits(-4.0) == Val);
1186 // The actual type of the operand does not seem to matter as long
1187 // as the bits match one of the inline immediate values. For example:
1189 // -nan has the hexadecimal encoding of 0xfffffffe which is -2 in decimal,
1190 // so it is a legal inline immediate.
1192 // 1065353216 has the hexadecimal encoding 0x3f800000 which is 1.0f in
1193 // floating-point, so it is a legal inline immediate.
1194 uint32_t Val = Imm.getZExtValue();
1196 return (FloatToBits(0.0f) == Val) ||
1197 (FloatToBits(1.0f) == Val) ||
1198 (FloatToBits(-1.0f) == Val) ||
1199 (FloatToBits(0.5f) == Val) ||
1200 (FloatToBits(-0.5f) == Val) ||
1201 (FloatToBits(2.0f) == Val) ||
1202 (FloatToBits(-2.0f) == Val) ||
1203 (FloatToBits(4.0f) == Val) ||
1204 (FloatToBits(-4.0f) == Val);
1207 bool SIInstrInfo::isInlineConstant(const MachineOperand &MO,
1208 unsigned OpSize) const {
1210 // MachineOperand provides no way to tell the true operand size, since it
1211 // only records a 64-bit value. We need to know the size to determine if a
1212 // 32-bit floating point immediate bit pattern is legal for an integer
1213 // immediate. It would be for any 32-bit integer operand, but would not be
1214 // for a 64-bit one.
1216 unsigned BitSize = 8 * OpSize;
1217 return isInlineConstant(APInt(BitSize, MO.getImm(), true));
1223 bool SIInstrInfo::isLiteralConstant(const MachineOperand &MO,
1224 unsigned OpSize) const {
1225 return MO.isImm() && !isInlineConstant(MO, OpSize);
1228 static bool compareMachineOp(const MachineOperand &Op0,
1229 const MachineOperand &Op1) {
1230 if (Op0.getType() != Op1.getType())
1233 switch (Op0.getType()) {
1234 case MachineOperand::MO_Register:
1235 return Op0.getReg() == Op1.getReg();
1236 case MachineOperand::MO_Immediate:
1237 return Op0.getImm() == Op1.getImm();
1239 llvm_unreachable("Didn't expect to be comparing these operand types");
1243 bool SIInstrInfo::isImmOperandLegal(const MachineInstr *MI, unsigned OpNo,
1244 const MachineOperand &MO) const {
1245 const MCOperandInfo &OpInfo = get(MI->getOpcode()).OpInfo[OpNo];
1247 assert(MO.isImm() || MO.isTargetIndex() || MO.isFI());
1249 if (OpInfo.OperandType == MCOI::OPERAND_IMMEDIATE)
1252 if (OpInfo.RegClass < 0)
1255 unsigned OpSize = RI.getRegClass(OpInfo.RegClass)->getSize();
1256 if (isLiteralConstant(MO, OpSize))
1257 return RI.opCanUseLiteralConstant(OpInfo.OperandType);
1259 return RI.opCanUseInlineConstant(OpInfo.OperandType);
1262 bool SIInstrInfo::hasVALU32BitEncoding(unsigned Opcode) const {
1263 int Op32 = AMDGPU::getVOPe32(Opcode);
1267 return pseudoToMCOpcode(Op32) != -1;
1270 bool SIInstrInfo::hasModifiers(unsigned Opcode) const {
1271 // The src0_modifier operand is present on all instructions
1272 // that have modifiers.
1274 return AMDGPU::getNamedOperandIdx(Opcode,
1275 AMDGPU::OpName::src0_modifiers) != -1;
1278 bool SIInstrInfo::hasModifiersSet(const MachineInstr &MI,
1279 unsigned OpName) const {
1280 const MachineOperand *Mods = getNamedOperand(MI, OpName);
1281 return Mods && Mods->getImm();
1284 bool SIInstrInfo::usesConstantBus(const MachineRegisterInfo &MRI,
1285 const MachineOperand &MO,
1286 unsigned OpSize) const {
1287 // Literal constants use the constant bus.
1288 if (isLiteralConstant(MO, OpSize))
1291 if (!MO.isReg() || !MO.isUse())
1294 if (TargetRegisterInfo::isVirtualRegister(MO.getReg()))
1295 return RI.isSGPRClass(MRI.getRegClass(MO.getReg()));
1297 // FLAT_SCR is just an SGPR pair.
1298 if (!MO.isImplicit() && (MO.getReg() == AMDGPU::FLAT_SCR))
1301 // EXEC register uses the constant bus.
1302 if (!MO.isImplicit() && MO.getReg() == AMDGPU::EXEC)
1305 // SGPRs use the constant bus
1306 if (MO.getReg() == AMDGPU::M0 || MO.getReg() == AMDGPU::VCC ||
1307 (!MO.isImplicit() &&
1308 (AMDGPU::SGPR_32RegClass.contains(MO.getReg()) ||
1309 AMDGPU::SGPR_64RegClass.contains(MO.getReg())))) {
1316 bool SIInstrInfo::verifyInstruction(const MachineInstr *MI,
1317 StringRef &ErrInfo) const {
1318 uint16_t Opcode = MI->getOpcode();
1319 const MachineRegisterInfo &MRI = MI->getParent()->getParent()->getRegInfo();
1320 int Src0Idx = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::OpName::src0);
1321 int Src1Idx = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::OpName::src1);
1322 int Src2Idx = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::OpName::src2);
1324 // Make sure the number of operands is correct.
1325 const MCInstrDesc &Desc = get(Opcode);
1326 if (!Desc.isVariadic() &&
1327 Desc.getNumOperands() != MI->getNumExplicitOperands()) {
1328 ErrInfo = "Instruction has wrong number of operands.";
1332 // Make sure the register classes are correct
1333 for (int i = 0, e = Desc.getNumOperands(); i != e; ++i) {
1334 if (MI->getOperand(i).isFPImm()) {
1335 ErrInfo = "FPImm Machine Operands are not supported. ISel should bitcast "
1336 "all fp values to integers.";
1340 int RegClass = Desc.OpInfo[i].RegClass;
1342 switch (Desc.OpInfo[i].OperandType) {
1343 case MCOI::OPERAND_REGISTER:
1344 if (MI->getOperand(i).isImm()) {
1345 ErrInfo = "Illegal immediate value for operand.";
1349 case AMDGPU::OPERAND_REG_IMM32:
1351 case AMDGPU::OPERAND_REG_INLINE_C:
1352 if (isLiteralConstant(MI->getOperand(i),
1353 RI.getRegClass(RegClass)->getSize())) {
1354 ErrInfo = "Illegal immediate value for operand.";
1358 case MCOI::OPERAND_IMMEDIATE:
1359 // Check if this operand is an immediate.
1360 // FrameIndex operands will be replaced by immediates, so they are
1362 if (!MI->getOperand(i).isImm() && !MI->getOperand(i).isFI()) {
1363 ErrInfo = "Expected immediate, but got non-immediate";
1371 if (!MI->getOperand(i).isReg())
1374 if (RegClass != -1) {
1375 unsigned Reg = MI->getOperand(i).getReg();
1376 if (TargetRegisterInfo::isVirtualRegister(Reg))
1379 const TargetRegisterClass *RC = RI.getRegClass(RegClass);
1380 if (!RC->contains(Reg)) {
1381 ErrInfo = "Operand has incorrect register class.";
1389 if (isVOP1(Opcode) || isVOP2(Opcode) || isVOP3(Opcode) || isVOPC(Opcode)) {
1390 // Only look at the true operands. Only a real operand can use the constant
1391 // bus, and we don't want to check pseudo-operands like the source modifier
1393 const int OpIndices[] = { Src0Idx, Src1Idx, Src2Idx };
1395 unsigned ConstantBusCount = 0;
1396 unsigned SGPRUsed = AMDGPU::NoRegister;
1397 for (int OpIdx : OpIndices) {
1400 const MachineOperand &MO = MI->getOperand(OpIdx);
1401 if (usesConstantBus(MRI, MO, getOpSize(Opcode, OpIdx))) {
1403 if (MO.getReg() != SGPRUsed)
1405 SGPRUsed = MO.getReg();
1411 if (ConstantBusCount > 1) {
1412 ErrInfo = "VOP* instruction uses the constant bus more than once";
1417 // Verify misc. restrictions on specific instructions.
1418 if (Desc.getOpcode() == AMDGPU::V_DIV_SCALE_F32 ||
1419 Desc.getOpcode() == AMDGPU::V_DIV_SCALE_F64) {
1420 const MachineOperand &Src0 = MI->getOperand(Src0Idx);
1421 const MachineOperand &Src1 = MI->getOperand(Src1Idx);
1422 const MachineOperand &Src2 = MI->getOperand(Src2Idx);
1423 if (Src0.isReg() && Src1.isReg() && Src2.isReg()) {
1424 if (!compareMachineOp(Src0, Src1) &&
1425 !compareMachineOp(Src0, Src2)) {
1426 ErrInfo = "v_div_scale_{f32|f64} require src0 = src1 or src2";
1435 unsigned SIInstrInfo::getVALUOp(const MachineInstr &MI) {
1436 switch (MI.getOpcode()) {
1437 default: return AMDGPU::INSTRUCTION_LIST_END;
1438 case AMDGPU::REG_SEQUENCE: return AMDGPU::REG_SEQUENCE;
1439 case AMDGPU::COPY: return AMDGPU::COPY;
1440 case AMDGPU::PHI: return AMDGPU::PHI;
1441 case AMDGPU::INSERT_SUBREG: return AMDGPU::INSERT_SUBREG;
1442 case AMDGPU::S_MOV_B32:
1443 return MI.getOperand(1).isReg() ?
1444 AMDGPU::COPY : AMDGPU::V_MOV_B32_e32;
1445 case AMDGPU::S_ADD_I32:
1446 case AMDGPU::S_ADD_U32: return AMDGPU::V_ADD_I32_e32;
1447 case AMDGPU::S_ADDC_U32: return AMDGPU::V_ADDC_U32_e32;
1448 case AMDGPU::S_SUB_I32:
1449 case AMDGPU::S_SUB_U32: return AMDGPU::V_SUB_I32_e32;
1450 case AMDGPU::S_SUBB_U32: return AMDGPU::V_SUBB_U32_e32;
1451 case AMDGPU::S_MUL_I32: return AMDGPU::V_MUL_LO_I32;
1452 case AMDGPU::S_AND_B32: return AMDGPU::V_AND_B32_e32;
1453 case AMDGPU::S_OR_B32: return AMDGPU::V_OR_B32_e32;
1454 case AMDGPU::S_XOR_B32: return AMDGPU::V_XOR_B32_e32;
1455 case AMDGPU::S_MIN_I32: return AMDGPU::V_MIN_I32_e32;
1456 case AMDGPU::S_MIN_U32: return AMDGPU::V_MIN_U32_e32;
1457 case AMDGPU::S_MAX_I32: return AMDGPU::V_MAX_I32_e32;
1458 case AMDGPU::S_MAX_U32: return AMDGPU::V_MAX_U32_e32;
1459 case AMDGPU::S_ASHR_I32: return AMDGPU::V_ASHR_I32_e32;
1460 case AMDGPU::S_ASHR_I64: return AMDGPU::V_ASHR_I64;
1461 case AMDGPU::S_LSHL_B32: return AMDGPU::V_LSHL_B32_e32;
1462 case AMDGPU::S_LSHL_B64: return AMDGPU::V_LSHL_B64;
1463 case AMDGPU::S_LSHR_B32: return AMDGPU::V_LSHR_B32_e32;
1464 case AMDGPU::S_LSHR_B64: return AMDGPU::V_LSHR_B64;
1465 case AMDGPU::S_SEXT_I32_I8: return AMDGPU::V_BFE_I32;
1466 case AMDGPU::S_SEXT_I32_I16: return AMDGPU::V_BFE_I32;
1467 case AMDGPU::S_BFE_U32: return AMDGPU::V_BFE_U32;
1468 case AMDGPU::S_BFE_I32: return AMDGPU::V_BFE_I32;
1469 case AMDGPU::S_BFM_B32: return AMDGPU::V_BFM_B32_e64;
1470 case AMDGPU::S_BREV_B32: return AMDGPU::V_BFREV_B32_e32;
1471 case AMDGPU::S_NOT_B32: return AMDGPU::V_NOT_B32_e32;
1472 case AMDGPU::S_NOT_B64: return AMDGPU::V_NOT_B32_e32;
1473 case AMDGPU::S_CMP_EQ_I32: return AMDGPU::V_CMP_EQ_I32_e32;
1474 case AMDGPU::S_CMP_LG_I32: return AMDGPU::V_CMP_NE_I32_e32;
1475 case AMDGPU::S_CMP_GT_I32: return AMDGPU::V_CMP_GT_I32_e32;
1476 case AMDGPU::S_CMP_GE_I32: return AMDGPU::V_CMP_GE_I32_e32;
1477 case AMDGPU::S_CMP_LT_I32: return AMDGPU::V_CMP_LT_I32_e32;
1478 case AMDGPU::S_CMP_LE_I32: return AMDGPU::V_CMP_LE_I32_e32;
1479 case AMDGPU::S_LOAD_DWORD_IMM:
1480 case AMDGPU::S_LOAD_DWORD_SGPR: return AMDGPU::BUFFER_LOAD_DWORD_ADDR64;
1481 case AMDGPU::S_LOAD_DWORDX2_IMM:
1482 case AMDGPU::S_LOAD_DWORDX2_SGPR: return AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64;
1483 case AMDGPU::S_LOAD_DWORDX4_IMM:
1484 case AMDGPU::S_LOAD_DWORDX4_SGPR: return AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64;
1485 case AMDGPU::S_BCNT1_I32_B32: return AMDGPU::V_BCNT_U32_B32_e64;
1486 case AMDGPU::S_FF1_I32_B32: return AMDGPU::V_FFBL_B32_e32;
1487 case AMDGPU::S_FLBIT_I32_B32: return AMDGPU::V_FFBH_U32_e32;
1488 case AMDGPU::S_FLBIT_I32: return AMDGPU::V_FFBH_I32_e64;
1492 bool SIInstrInfo::isSALUOpSupportedOnVALU(const MachineInstr &MI) const {
1493 return getVALUOp(MI) != AMDGPU::INSTRUCTION_LIST_END;
1496 const TargetRegisterClass *SIInstrInfo::getOpRegClass(const MachineInstr &MI,
1497 unsigned OpNo) const {
1498 const MachineRegisterInfo &MRI = MI.getParent()->getParent()->getRegInfo();
1499 const MCInstrDesc &Desc = get(MI.getOpcode());
1500 if (MI.isVariadic() || OpNo >= Desc.getNumOperands() ||
1501 Desc.OpInfo[OpNo].RegClass == -1) {
1502 unsigned Reg = MI.getOperand(OpNo).getReg();
1504 if (TargetRegisterInfo::isVirtualRegister(Reg))
1505 return MRI.getRegClass(Reg);
1506 return RI.getPhysRegClass(Reg);
1509 unsigned RCID = Desc.OpInfo[OpNo].RegClass;
1510 return RI.getRegClass(RCID);
1513 bool SIInstrInfo::canReadVGPR(const MachineInstr &MI, unsigned OpNo) const {
1514 switch (MI.getOpcode()) {
1516 case AMDGPU::REG_SEQUENCE:
1518 case AMDGPU::INSERT_SUBREG:
1519 return RI.hasVGPRs(getOpRegClass(MI, 0));
1521 return RI.hasVGPRs(getOpRegClass(MI, OpNo));
1525 void SIInstrInfo::legalizeOpWithMove(MachineInstr *MI, unsigned OpIdx) const {
1526 MachineBasicBlock::iterator I = MI;
1527 MachineBasicBlock *MBB = MI->getParent();
1528 MachineOperand &MO = MI->getOperand(OpIdx);
1529 MachineRegisterInfo &MRI = MBB->getParent()->getRegInfo();
1530 unsigned RCID = get(MI->getOpcode()).OpInfo[OpIdx].RegClass;
1531 const TargetRegisterClass *RC = RI.getRegClass(RCID);
1532 unsigned Opcode = AMDGPU::V_MOV_B32_e32;
1534 Opcode = AMDGPU::COPY;
1535 else if (RI.isSGPRClass(RC))
1536 Opcode = AMDGPU::S_MOV_B32;
1539 const TargetRegisterClass *VRC = RI.getEquivalentVGPRClass(RC);
1540 if (RI.getCommonSubClass(&AMDGPU::VReg_64RegClass, VRC))
1541 VRC = &AMDGPU::VReg_64RegClass;
1543 VRC = &AMDGPU::VGPR_32RegClass;
1545 unsigned Reg = MRI.createVirtualRegister(VRC);
1546 DebugLoc DL = MBB->findDebugLoc(I);
1547 BuildMI(*MI->getParent(), I, DL, get(Opcode), Reg)
1549 MO.ChangeToRegister(Reg, false);
1552 unsigned SIInstrInfo::buildExtractSubReg(MachineBasicBlock::iterator MI,
1553 MachineRegisterInfo &MRI,
1554 MachineOperand &SuperReg,
1555 const TargetRegisterClass *SuperRC,
1557 const TargetRegisterClass *SubRC)
1559 MachineBasicBlock *MBB = MI->getParent();
1560 DebugLoc DL = MI->getDebugLoc();
1561 unsigned SubReg = MRI.createVirtualRegister(SubRC);
1563 if (SuperReg.getSubReg() == AMDGPU::NoSubRegister) {
1564 BuildMI(*MBB, MI, DL, get(TargetOpcode::COPY), SubReg)
1565 .addReg(SuperReg.getReg(), 0, SubIdx);
1569 // Just in case the super register is itself a sub-register, copy it to a new
1570 // value so we don't need to worry about merging its subreg index with the
1571 // SubIdx passed to this function. The register coalescer should be able to
1572 // eliminate this extra copy.
1573 unsigned NewSuperReg = MRI.createVirtualRegister(SuperRC);
1575 BuildMI(*MBB, MI, DL, get(TargetOpcode::COPY), NewSuperReg)
1576 .addReg(SuperReg.getReg(), 0, SuperReg.getSubReg());
1578 BuildMI(*MBB, MI, DL, get(TargetOpcode::COPY), SubReg)
1579 .addReg(NewSuperReg, 0, SubIdx);
1584 MachineOperand SIInstrInfo::buildExtractSubRegOrImm(
1585 MachineBasicBlock::iterator MII,
1586 MachineRegisterInfo &MRI,
1588 const TargetRegisterClass *SuperRC,
1590 const TargetRegisterClass *SubRC) const {
1592 // XXX - Is there a better way to do this?
1593 if (SubIdx == AMDGPU::sub0)
1594 return MachineOperand::CreateImm(Op.getImm() & 0xFFFFFFFF);
1595 if (SubIdx == AMDGPU::sub1)
1596 return MachineOperand::CreateImm(Op.getImm() >> 32);
1598 llvm_unreachable("Unhandled register index for immediate");
1601 unsigned SubReg = buildExtractSubReg(MII, MRI, Op, SuperRC,
1603 return MachineOperand::CreateReg(SubReg, false);
1606 // Change the order of operands from (0, 1, 2) to (0, 2, 1)
1607 void SIInstrInfo::swapOperands(MachineBasicBlock::iterator Inst) const {
1608 assert(Inst->getNumExplicitOperands() == 3);
1609 MachineOperand Op1 = Inst->getOperand(1);
1610 Inst->RemoveOperand(1);
1611 Inst->addOperand(Op1);
1614 bool SIInstrInfo::isOperandLegal(const MachineInstr *MI, unsigned OpIdx,
1615 const MachineOperand *MO) const {
1616 const MachineRegisterInfo &MRI = MI->getParent()->getParent()->getRegInfo();
1617 const MCInstrDesc &InstDesc = get(MI->getOpcode());
1618 const MCOperandInfo &OpInfo = InstDesc.OpInfo[OpIdx];
1619 const TargetRegisterClass *DefinedRC =
1620 OpInfo.RegClass != -1 ? RI.getRegClass(OpInfo.RegClass) : nullptr;
1622 MO = &MI->getOperand(OpIdx);
1624 if (isVALU(InstDesc.Opcode) &&
1625 usesConstantBus(MRI, *MO, DefinedRC->getSize())) {
1627 MO->isReg() ? MO->getReg() : (unsigned)AMDGPU::NoRegister;
1628 for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
1631 const MachineOperand &Op = MI->getOperand(i);
1632 if (Op.isReg() && Op.getReg() != SGPRUsed &&
1633 usesConstantBus(MRI, Op, getOpSize(*MI, i))) {
1641 const TargetRegisterClass *RC =
1642 TargetRegisterInfo::isVirtualRegister(MO->getReg()) ?
1643 MRI.getRegClass(MO->getReg()) :
1644 RI.getPhysRegClass(MO->getReg());
1646 // In order to be legal, the common sub-class must be equal to the
1647 // class of the current operand. For example:
1649 // v_mov_b32 s0 ; Operand defined as vsrc_32
1650 // ; RI.getCommonSubClass(s0,vsrc_32) = sgpr ; LEGAL
1652 // s_sendmsg 0, s0 ; Operand defined as m0reg
1653 // ; RI.getCommonSubClass(s0,m0reg) = m0reg ; NOT LEGAL
1655 return RI.getCommonSubClass(RC, RI.getRegClass(OpInfo.RegClass)) == RC;
1659 // Handle non-register types that are treated like immediates.
1660 assert(MO->isImm() || MO->isTargetIndex() || MO->isFI());
1663 // This operand expects an immediate.
1667 return isImmOperandLegal(MI, OpIdx, *MO);
1670 void SIInstrInfo::legalizeOperands(MachineInstr *MI) const {
1671 MachineRegisterInfo &MRI = MI->getParent()->getParent()->getRegInfo();
1673 int Src0Idx = AMDGPU::getNamedOperandIdx(MI->getOpcode(),
1674 AMDGPU::OpName::src0);
1675 int Src1Idx = AMDGPU::getNamedOperandIdx(MI->getOpcode(),
1676 AMDGPU::OpName::src1);
1677 int Src2Idx = AMDGPU::getNamedOperandIdx(MI->getOpcode(),
1678 AMDGPU::OpName::src2);
1681 if (isVOP2(MI->getOpcode()) && Src1Idx != -1) {
1683 if (!isOperandLegal(MI, Src0Idx))
1684 legalizeOpWithMove(MI, Src0Idx);
1687 if (isOperandLegal(MI, Src1Idx))
1690 // Usually src0 of VOP2 instructions allow more types of inputs
1691 // than src1, so try to commute the instruction to decrease our
1692 // chances of having to insert a MOV instruction to legalize src1.
1693 if (MI->isCommutable()) {
1694 if (commuteInstruction(MI))
1695 // If we are successful in commuting, then we know MI is legal, so
1700 legalizeOpWithMove(MI, Src1Idx);
1704 // XXX - Do any VOP3 instructions read VCC?
1706 if (isVOP3(MI->getOpcode())) {
1707 int VOP3Idx[3] = { Src0Idx, Src1Idx, Src2Idx };
1709 // Find the one SGPR operand we are allowed to use.
1710 unsigned SGPRReg = findUsedSGPR(MI, VOP3Idx);
1712 for (unsigned i = 0; i < 3; ++i) {
1713 int Idx = VOP3Idx[i];
1716 MachineOperand &MO = MI->getOperand(Idx);
1719 if (!RI.isSGPRClass(MRI.getRegClass(MO.getReg())))
1720 continue; // VGPRs are legal
1722 assert(MO.getReg() != AMDGPU::SCC && "SCC operand to VOP3 instruction");
1724 if (SGPRReg == AMDGPU::NoRegister || SGPRReg == MO.getReg()) {
1725 SGPRReg = MO.getReg();
1726 // We can use one SGPR in each VOP3 instruction.
1729 } else if (!isLiteralConstant(MO, getOpSize(MI->getOpcode(), Idx))) {
1730 // If it is not a register and not a literal constant, then it must be
1731 // an inline constant which is always legal.
1734 // If we make it this far, then the operand is not legal and we must
1736 legalizeOpWithMove(MI, Idx);
1740 // Legalize REG_SEQUENCE and PHI
1741 // The register class of the operands much be the same type as the register
1742 // class of the output.
1743 if (MI->getOpcode() == AMDGPU::REG_SEQUENCE ||
1744 MI->getOpcode() == AMDGPU::PHI) {
1745 const TargetRegisterClass *RC = nullptr, *SRC = nullptr, *VRC = nullptr;
1746 for (unsigned i = 1, e = MI->getNumOperands(); i != e; i+=2) {
1747 if (!MI->getOperand(i).isReg() ||
1748 !TargetRegisterInfo::isVirtualRegister(MI->getOperand(i).getReg()))
1750 const TargetRegisterClass *OpRC =
1751 MRI.getRegClass(MI->getOperand(i).getReg());
1752 if (RI.hasVGPRs(OpRC)) {
1759 // If any of the operands are VGPR registers, then they all most be
1760 // otherwise we will create illegal VGPR->SGPR copies when legalizing
1762 if (VRC || !RI.isSGPRClass(getOpRegClass(*MI, 0))) {
1765 VRC = RI.getEquivalentVGPRClass(SRC);
1772 // Update all the operands so they have the same type.
1773 for (unsigned i = 1, e = MI->getNumOperands(); i != e; i+=2) {
1774 if (!MI->getOperand(i).isReg() ||
1775 !TargetRegisterInfo::isVirtualRegister(MI->getOperand(i).getReg()))
1777 unsigned DstReg = MRI.createVirtualRegister(RC);
1778 MachineBasicBlock *InsertBB;
1779 MachineBasicBlock::iterator Insert;
1780 if (MI->getOpcode() == AMDGPU::REG_SEQUENCE) {
1781 InsertBB = MI->getParent();
1784 // MI is a PHI instruction.
1785 InsertBB = MI->getOperand(i + 1).getMBB();
1786 Insert = InsertBB->getFirstTerminator();
1788 BuildMI(*InsertBB, Insert, MI->getDebugLoc(),
1789 get(AMDGPU::COPY), DstReg)
1790 .addOperand(MI->getOperand(i));
1791 MI->getOperand(i).setReg(DstReg);
1795 // Legalize INSERT_SUBREG
1796 // src0 must have the same register class as dst
1797 if (MI->getOpcode() == AMDGPU::INSERT_SUBREG) {
1798 unsigned Dst = MI->getOperand(0).getReg();
1799 unsigned Src0 = MI->getOperand(1).getReg();
1800 const TargetRegisterClass *DstRC = MRI.getRegClass(Dst);
1801 const TargetRegisterClass *Src0RC = MRI.getRegClass(Src0);
1802 if (DstRC != Src0RC) {
1803 MachineBasicBlock &MBB = *MI->getParent();
1804 unsigned NewSrc0 = MRI.createVirtualRegister(DstRC);
1805 BuildMI(MBB, MI, MI->getDebugLoc(), get(AMDGPU::COPY), NewSrc0)
1807 MI->getOperand(1).setReg(NewSrc0);
1812 // Legalize MUBUF* instructions
1813 // FIXME: If we start using the non-addr64 instructions for compute, we
1814 // may need to legalize them here.
1816 AMDGPU::getNamedOperandIdx(MI->getOpcode(), AMDGPU::OpName::srsrc);
1817 if (SRsrcIdx != -1) {
1818 // We have an MUBUF instruction
1819 MachineOperand *SRsrc = &MI->getOperand(SRsrcIdx);
1820 unsigned SRsrcRC = get(MI->getOpcode()).OpInfo[SRsrcIdx].RegClass;
1821 if (RI.getCommonSubClass(MRI.getRegClass(SRsrc->getReg()),
1822 RI.getRegClass(SRsrcRC))) {
1823 // The operands are legal.
1824 // FIXME: We may need to legalize operands besided srsrc.
1828 MachineBasicBlock &MBB = *MI->getParent();
1830 // Extract the ptr from the resource descriptor.
1831 unsigned SRsrcPtr = buildExtractSubReg(MI, MRI, *SRsrc,
1832 &AMDGPU::VReg_128RegClass, AMDGPU::sub0_sub1, &AMDGPU::VReg_64RegClass);
1834 // Create an empty resource descriptor
1835 unsigned Zero64 = MRI.createVirtualRegister(&AMDGPU::SReg_64RegClass);
1836 unsigned SRsrcFormatLo = MRI.createVirtualRegister(&AMDGPU::SGPR_32RegClass);
1837 unsigned SRsrcFormatHi = MRI.createVirtualRegister(&AMDGPU::SGPR_32RegClass);
1838 unsigned NewSRsrc = MRI.createVirtualRegister(&AMDGPU::SReg_128RegClass);
1839 uint64_t RsrcDataFormat = getDefaultRsrcDataFormat();
1842 BuildMI(MBB, MI, MI->getDebugLoc(), get(AMDGPU::S_MOV_B64),
1846 // SRsrcFormatLo = RSRC_DATA_FORMAT{31-0}
1847 BuildMI(MBB, MI, MI->getDebugLoc(), get(AMDGPU::S_MOV_B32),
1849 .addImm(RsrcDataFormat & 0xFFFFFFFF);
1851 // SRsrcFormatHi = RSRC_DATA_FORMAT{63-32}
1852 BuildMI(MBB, MI, MI->getDebugLoc(), get(AMDGPU::S_MOV_B32),
1854 .addImm(RsrcDataFormat >> 32);
1856 // NewSRsrc = {Zero64, SRsrcFormat}
1857 BuildMI(MBB, MI, MI->getDebugLoc(), get(AMDGPU::REG_SEQUENCE), NewSRsrc)
1859 .addImm(AMDGPU::sub0_sub1)
1860 .addReg(SRsrcFormatLo)
1861 .addImm(AMDGPU::sub2)
1862 .addReg(SRsrcFormatHi)
1863 .addImm(AMDGPU::sub3);
1865 MachineOperand *VAddr = getNamedOperand(*MI, AMDGPU::OpName::vaddr);
1866 unsigned NewVAddr = MRI.createVirtualRegister(&AMDGPU::VReg_64RegClass);
1868 // This is already an ADDR64 instruction so we need to add the pointer
1869 // extracted from the resource descriptor to the current value of VAddr.
1870 unsigned NewVAddrLo = MRI.createVirtualRegister(&AMDGPU::VGPR_32RegClass);
1871 unsigned NewVAddrHi = MRI.createVirtualRegister(&AMDGPU::VGPR_32RegClass);
1873 // NewVaddrLo = SRsrcPtr:sub0 + VAddr:sub0
1874 DebugLoc DL = MI->getDebugLoc();
1875 BuildMI(MBB, MI, DL, get(AMDGPU::V_ADD_I32_e32), NewVAddrLo)
1876 .addReg(SRsrcPtr, 0, AMDGPU::sub0)
1877 .addReg(VAddr->getReg(), 0, AMDGPU::sub0);
1879 // NewVaddrHi = SRsrcPtr:sub1 + VAddr:sub1
1880 BuildMI(MBB, MI, DL, get(AMDGPU::V_ADDC_U32_e32), NewVAddrHi)
1881 .addReg(SRsrcPtr, 0, AMDGPU::sub1)
1882 .addReg(VAddr->getReg(), 0, AMDGPU::sub1);
1884 // NewVaddr = {NewVaddrHi, NewVaddrLo}
1885 BuildMI(MBB, MI, MI->getDebugLoc(), get(AMDGPU::REG_SEQUENCE), NewVAddr)
1887 .addImm(AMDGPU::sub0)
1889 .addImm(AMDGPU::sub1);
1891 // This instructions is the _OFFSET variant, so we need to convert it to
1893 MachineOperand *VData = getNamedOperand(*MI, AMDGPU::OpName::vdata);
1894 MachineOperand *Offset = getNamedOperand(*MI, AMDGPU::OpName::offset);
1895 MachineOperand *SOffset = getNamedOperand(*MI, AMDGPU::OpName::soffset);
1897 // Create the new instruction.
1898 unsigned Addr64Opcode = AMDGPU::getAddr64Inst(MI->getOpcode());
1899 MachineInstr *Addr64 =
1900 BuildMI(MBB, MI, MI->getDebugLoc(), get(Addr64Opcode))
1902 .addReg(AMDGPU::NoRegister) // Dummy value for vaddr.
1903 // This will be replaced later
1904 // with the new value of vaddr.
1906 .addOperand(*SOffset)
1907 .addOperand(*Offset)
1911 .setMemRefs(MI->memoperands_begin(), MI->memoperands_end());
1913 MI->removeFromParent();
1916 // NewVaddr = {NewVaddrHi, NewVaddrLo}
1917 BuildMI(MBB, MI, MI->getDebugLoc(), get(AMDGPU::REG_SEQUENCE), NewVAddr)
1918 .addReg(SRsrcPtr, 0, AMDGPU::sub0)
1919 .addImm(AMDGPU::sub0)
1920 .addReg(SRsrcPtr, 0, AMDGPU::sub1)
1921 .addImm(AMDGPU::sub1);
1923 VAddr = getNamedOperand(*MI, AMDGPU::OpName::vaddr);
1924 SRsrc = getNamedOperand(*MI, AMDGPU::OpName::srsrc);
1927 // Update the instruction to use NewVaddr
1928 VAddr->setReg(NewVAddr);
1929 // Update the instruction to use NewSRsrc
1930 SRsrc->setReg(NewSRsrc);
1934 void SIInstrInfo::splitSMRD(MachineInstr *MI,
1935 const TargetRegisterClass *HalfRC,
1936 unsigned HalfImmOp, unsigned HalfSGPROp,
1937 MachineInstr *&Lo, MachineInstr *&Hi) const {
1939 DebugLoc DL = MI->getDebugLoc();
1940 MachineBasicBlock *MBB = MI->getParent();
1941 MachineRegisterInfo &MRI = MBB->getParent()->getRegInfo();
1942 unsigned RegLo = MRI.createVirtualRegister(HalfRC);
1943 unsigned RegHi = MRI.createVirtualRegister(HalfRC);
1944 unsigned HalfSize = HalfRC->getSize();
1945 const MachineOperand *OffOp =
1946 getNamedOperand(*MI, AMDGPU::OpName::offset);
1947 const MachineOperand *SBase = getNamedOperand(*MI, AMDGPU::OpName::sbase);
1949 // The SMRD has an 8-bit offset in dwords on SI and a 20-bit offset in bytes
1952 bool IsKill = SBase->isKill();
1955 MBB->getParent()->getSubtarget<AMDGPUSubtarget>().getGeneration() >=
1956 AMDGPUSubtarget::VOLCANIC_ISLANDS;
1957 unsigned OffScale = isVI ? 1 : 4;
1958 // Handle the _IMM variant
1959 unsigned LoOffset = OffOp->getImm() * OffScale;
1960 unsigned HiOffset = LoOffset + HalfSize;
1961 Lo = BuildMI(*MBB, MI, DL, get(HalfImmOp), RegLo)
1962 // Use addReg instead of addOperand
1963 // to make sure kill flag is cleared.
1964 .addReg(SBase->getReg(), 0, SBase->getSubReg())
1965 .addImm(LoOffset / OffScale);
1967 if (!isUInt<20>(HiOffset) || (!isVI && !isUInt<8>(HiOffset / OffScale))) {
1968 unsigned OffsetSGPR =
1969 MRI.createVirtualRegister(&AMDGPU::SReg_32RegClass);
1970 BuildMI(*MBB, MI, DL, get(AMDGPU::S_MOV_B32), OffsetSGPR)
1971 .addImm(HiOffset); // The offset in register is in bytes.
1972 Hi = BuildMI(*MBB, MI, DL, get(HalfSGPROp), RegHi)
1973 .addReg(SBase->getReg(), getKillRegState(IsKill),
1975 .addReg(OffsetSGPR);
1977 Hi = BuildMI(*MBB, MI, DL, get(HalfImmOp), RegHi)
1978 .addReg(SBase->getReg(), getKillRegState(IsKill),
1980 .addImm(HiOffset / OffScale);
1983 // Handle the _SGPR variant
1984 MachineOperand *SOff = getNamedOperand(*MI, AMDGPU::OpName::soff);
1985 Lo = BuildMI(*MBB, MI, DL, get(HalfSGPROp), RegLo)
1986 .addReg(SBase->getReg(), 0, SBase->getSubReg())
1988 unsigned OffsetSGPR = MRI.createVirtualRegister(&AMDGPU::SReg_32RegClass);
1989 BuildMI(*MBB, MI, DL, get(AMDGPU::S_ADD_I32), OffsetSGPR)
1992 Hi = BuildMI(*MBB, MI, DL, get(HalfSGPROp))
1993 .addReg(SBase->getReg(), getKillRegState(IsKill),
1995 .addReg(OffsetSGPR);
1998 unsigned SubLo, SubHi;
2001 SubLo = AMDGPU::sub0;
2002 SubHi = AMDGPU::sub1;
2005 SubLo = AMDGPU::sub0_sub1;
2006 SubHi = AMDGPU::sub2_sub3;
2009 SubLo = AMDGPU::sub0_sub1_sub2_sub3;
2010 SubHi = AMDGPU::sub4_sub5_sub6_sub7;
2013 SubLo = AMDGPU::sub0_sub1_sub2_sub3_sub4_sub5_sub6_sub7;
2014 SubHi = AMDGPU::sub8_sub9_sub10_sub11_sub12_sub13_sub14_sub15;
2017 llvm_unreachable("Unhandled HalfSize");
2020 BuildMI(*MBB, MI, DL, get(AMDGPU::REG_SEQUENCE))
2021 .addOperand(MI->getOperand(0))
2028 void SIInstrInfo::moveSMRDToVALU(MachineInstr *MI, MachineRegisterInfo &MRI) const {
2029 MachineBasicBlock *MBB = MI->getParent();
2030 int DstIdx = AMDGPU::getNamedOperandIdx(MI->getOpcode(), AMDGPU::OpName::dst);
2031 assert(DstIdx != -1);
2032 unsigned DstRCID = get(MI->getOpcode()).OpInfo[DstIdx].RegClass;
2033 switch(RI.getRegClass(DstRCID)->getSize()) {
2037 unsigned NewOpcode = getVALUOp(*MI);
2041 if (MI->getOperand(2).isReg()) {
2042 RegOffset = MI->getOperand(2).getReg();
2045 assert(MI->getOperand(2).isImm());
2046 // SMRD instructions take a dword offsets on SI and byte offset on VI
2047 // and MUBUF instructions always take a byte offset.
2048 ImmOffset = MI->getOperand(2).getImm();
2049 if (MBB->getParent()->getSubtarget<AMDGPUSubtarget>().getGeneration() <=
2050 AMDGPUSubtarget::SEA_ISLANDS)
2052 RegOffset = MRI.createVirtualRegister(&AMDGPU::SGPR_32RegClass);
2054 if (isUInt<12>(ImmOffset)) {
2055 BuildMI(*MBB, MI, MI->getDebugLoc(), get(AMDGPU::S_MOV_B32),
2059 BuildMI(*MBB, MI, MI->getDebugLoc(), get(AMDGPU::S_MOV_B32),
2066 unsigned SRsrc = MRI.createVirtualRegister(&AMDGPU::SReg_128RegClass);
2067 unsigned DWord0 = RegOffset;
2068 unsigned DWord1 = MRI.createVirtualRegister(&AMDGPU::SGPR_32RegClass);
2069 unsigned DWord2 = MRI.createVirtualRegister(&AMDGPU::SGPR_32RegClass);
2070 unsigned DWord3 = MRI.createVirtualRegister(&AMDGPU::SGPR_32RegClass);
2071 uint64_t RsrcDataFormat = getDefaultRsrcDataFormat();
2073 BuildMI(*MBB, MI, MI->getDebugLoc(), get(AMDGPU::S_MOV_B32), DWord1)
2075 BuildMI(*MBB, MI, MI->getDebugLoc(), get(AMDGPU::S_MOV_B32), DWord2)
2076 .addImm(RsrcDataFormat & 0xFFFFFFFF);
2077 BuildMI(*MBB, MI, MI->getDebugLoc(), get(AMDGPU::S_MOV_B32), DWord3)
2078 .addImm(RsrcDataFormat >> 32);
2079 BuildMI(*MBB, MI, MI->getDebugLoc(), get(AMDGPU::REG_SEQUENCE), SRsrc)
2081 .addImm(AMDGPU::sub0)
2083 .addImm(AMDGPU::sub1)
2085 .addImm(AMDGPU::sub2)
2087 .addImm(AMDGPU::sub3);
2088 MI->setDesc(get(NewOpcode));
2089 if (MI->getOperand(2).isReg()) {
2090 MI->getOperand(2).setReg(SRsrc);
2092 MI->getOperand(2).ChangeToRegister(SRsrc, false);
2094 MI->addOperand(*MBB->getParent(), MachineOperand::CreateImm(0));
2095 MI->addOperand(*MBB->getParent(), MachineOperand::CreateImm(ImmOffset));
2096 MI->addOperand(*MBB->getParent(), MachineOperand::CreateImm(0)); // glc
2097 MI->addOperand(*MBB->getParent(), MachineOperand::CreateImm(0)); // slc
2098 MI->addOperand(*MBB->getParent(), MachineOperand::CreateImm(0)); // tfe
2100 const TargetRegisterClass *NewDstRC =
2101 RI.getRegClass(get(NewOpcode).OpInfo[0].RegClass);
2103 unsigned DstReg = MI->getOperand(0).getReg();
2104 unsigned NewDstReg = MRI.createVirtualRegister(NewDstRC);
2105 MRI.replaceRegWith(DstReg, NewDstReg);
2109 MachineInstr *Lo, *Hi;
2110 splitSMRD(MI, &AMDGPU::SReg_128RegClass, AMDGPU::S_LOAD_DWORDX4_IMM,
2111 AMDGPU::S_LOAD_DWORDX4_SGPR, Lo, Hi);
2112 MI->eraseFromParent();
2113 moveSMRDToVALU(Lo, MRI);
2114 moveSMRDToVALU(Hi, MRI);
2119 MachineInstr *Lo, *Hi;
2120 splitSMRD(MI, &AMDGPU::SReg_256RegClass, AMDGPU::S_LOAD_DWORDX8_IMM,
2121 AMDGPU::S_LOAD_DWORDX8_SGPR, Lo, Hi);
2122 MI->eraseFromParent();
2123 moveSMRDToVALU(Lo, MRI);
2124 moveSMRDToVALU(Hi, MRI);
2130 void SIInstrInfo::moveToVALU(MachineInstr &TopInst) const {
2131 SmallVector<MachineInstr *, 128> Worklist;
2132 Worklist.push_back(&TopInst);
2134 while (!Worklist.empty()) {
2135 MachineInstr *Inst = Worklist.pop_back_val();
2136 MachineBasicBlock *MBB = Inst->getParent();
2137 MachineRegisterInfo &MRI = MBB->getParent()->getRegInfo();
2139 unsigned Opcode = Inst->getOpcode();
2140 unsigned NewOpcode = getVALUOp(*Inst);
2142 // Handle some special cases
2145 if (isSMRD(Inst->getOpcode())) {
2146 moveSMRDToVALU(Inst, MRI);
2149 case AMDGPU::S_AND_B64:
2150 splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::V_AND_B32_e64);
2151 Inst->eraseFromParent();
2154 case AMDGPU::S_OR_B64:
2155 splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::V_OR_B32_e64);
2156 Inst->eraseFromParent();
2159 case AMDGPU::S_XOR_B64:
2160 splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::V_XOR_B32_e64);
2161 Inst->eraseFromParent();
2164 case AMDGPU::S_NOT_B64:
2165 splitScalar64BitUnaryOp(Worklist, Inst, AMDGPU::V_NOT_B32_e32);
2166 Inst->eraseFromParent();
2169 case AMDGPU::S_BCNT1_I32_B64:
2170 splitScalar64BitBCNT(Worklist, Inst);
2171 Inst->eraseFromParent();
2174 case AMDGPU::S_BFE_I64: {
2175 splitScalar64BitBFE(Worklist, Inst);
2176 Inst->eraseFromParent();
2180 case AMDGPU::S_LSHL_B32:
2181 if (ST.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS) {
2182 NewOpcode = AMDGPU::V_LSHLREV_B32_e64;
2186 case AMDGPU::S_ASHR_I32:
2187 if (ST.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS) {
2188 NewOpcode = AMDGPU::V_ASHRREV_I32_e64;
2192 case AMDGPU::S_LSHR_B32:
2193 if (ST.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS) {
2194 NewOpcode = AMDGPU::V_LSHRREV_B32_e64;
2198 case AMDGPU::S_LSHL_B64:
2199 if (ST.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS) {
2200 NewOpcode = AMDGPU::V_LSHLREV_B64;
2204 case AMDGPU::S_ASHR_I64:
2205 if (ST.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS) {
2206 NewOpcode = AMDGPU::V_ASHRREV_I64;
2210 case AMDGPU::S_LSHR_B64:
2211 if (ST.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS) {
2212 NewOpcode = AMDGPU::V_LSHRREV_B64;
2217 case AMDGPU::S_BFE_U64:
2218 case AMDGPU::S_BFM_B64:
2219 llvm_unreachable("Moving this op to VALU not implemented");
2222 if (NewOpcode == AMDGPU::INSTRUCTION_LIST_END) {
2223 // We cannot move this instruction to the VALU, so we should try to
2224 // legalize its operands instead.
2225 legalizeOperands(Inst);
2229 // Use the new VALU Opcode.
2230 const MCInstrDesc &NewDesc = get(NewOpcode);
2231 Inst->setDesc(NewDesc);
2233 // Remove any references to SCC. Vector instructions can't read from it, and
2234 // We're just about to add the implicit use / defs of VCC, and we don't want
2236 for (unsigned i = Inst->getNumOperands() - 1; i > 0; --i) {
2237 MachineOperand &Op = Inst->getOperand(i);
2238 if (Op.isReg() && Op.getReg() == AMDGPU::SCC)
2239 Inst->RemoveOperand(i);
2242 if (Opcode == AMDGPU::S_SEXT_I32_I8 || Opcode == AMDGPU::S_SEXT_I32_I16) {
2243 // We are converting these to a BFE, so we need to add the missing
2244 // operands for the size and offset.
2245 unsigned Size = (Opcode == AMDGPU::S_SEXT_I32_I8) ? 8 : 16;
2246 Inst->addOperand(MachineOperand::CreateImm(0));
2247 Inst->addOperand(MachineOperand::CreateImm(Size));
2249 } else if (Opcode == AMDGPU::S_BCNT1_I32_B32) {
2250 // The VALU version adds the second operand to the result, so insert an
2252 Inst->addOperand(MachineOperand::CreateImm(0));
2255 Inst->addImplicitDefUseOperands(*Inst->getParent()->getParent());
2257 if (Opcode == AMDGPU::S_BFE_I32 || Opcode == AMDGPU::S_BFE_U32) {
2258 const MachineOperand &OffsetWidthOp = Inst->getOperand(2);
2259 // If we need to move this to VGPRs, we need to unpack the second operand
2260 // back into the 2 separate ones for bit offset and width.
2261 assert(OffsetWidthOp.isImm() &&
2262 "Scalar BFE is only implemented for constant width and offset");
2263 uint32_t Imm = OffsetWidthOp.getImm();
2265 uint32_t Offset = Imm & 0x3f; // Extract bits [5:0].
2266 uint32_t BitWidth = (Imm & 0x7f0000) >> 16; // Extract bits [22:16].
2267 Inst->RemoveOperand(2); // Remove old immediate.
2268 Inst->addOperand(MachineOperand::CreateImm(Offset));
2269 Inst->addOperand(MachineOperand::CreateImm(BitWidth));
2272 // Update the destination register class.
2274 const TargetRegisterClass *NewDstRC = getOpRegClass(*Inst, 0);
2277 // For target instructions, getOpRegClass just returns the virtual
2278 // register class associated with the operand, so we need to find an
2279 // equivalent VGPR register class in order to move the instruction to the
2283 case AMDGPU::REG_SEQUENCE:
2284 case AMDGPU::INSERT_SUBREG:
2285 if (RI.hasVGPRs(NewDstRC))
2287 NewDstRC = RI.getEquivalentVGPRClass(NewDstRC);
2295 unsigned DstReg = Inst->getOperand(0).getReg();
2296 unsigned NewDstReg = MRI.createVirtualRegister(NewDstRC);
2297 MRI.replaceRegWith(DstReg, NewDstReg);
2299 // Legalize the operands
2300 legalizeOperands(Inst);
2302 addUsersToMoveToVALUWorklist(NewDstReg, MRI, Worklist);
2306 //===----------------------------------------------------------------------===//
2307 // Indirect addressing callbacks
2308 //===----------------------------------------------------------------------===//
2310 unsigned SIInstrInfo::calculateIndirectAddress(unsigned RegIndex,
2311 unsigned Channel) const {
2312 assert(Channel == 0);
2316 const TargetRegisterClass *SIInstrInfo::getIndirectAddrRegClass() const {
2317 return &AMDGPU::VGPR_32RegClass;
2320 void SIInstrInfo::splitScalar64BitUnaryOp(
2321 SmallVectorImpl<MachineInstr *> &Worklist,
2323 unsigned Opcode) const {
2324 MachineBasicBlock &MBB = *Inst->getParent();
2325 MachineRegisterInfo &MRI = MBB.getParent()->getRegInfo();
2327 MachineOperand &Dest = Inst->getOperand(0);
2328 MachineOperand &Src0 = Inst->getOperand(1);
2329 DebugLoc DL = Inst->getDebugLoc();
2331 MachineBasicBlock::iterator MII = Inst;
2333 const MCInstrDesc &InstDesc = get(Opcode);
2334 const TargetRegisterClass *Src0RC = Src0.isReg() ?
2335 MRI.getRegClass(Src0.getReg()) :
2336 &AMDGPU::SGPR_32RegClass;
2338 const TargetRegisterClass *Src0SubRC = RI.getSubRegClass(Src0RC, AMDGPU::sub0);
2340 MachineOperand SrcReg0Sub0 = buildExtractSubRegOrImm(MII, MRI, Src0, Src0RC,
2341 AMDGPU::sub0, Src0SubRC);
2343 const TargetRegisterClass *DestRC = MRI.getRegClass(Dest.getReg());
2344 const TargetRegisterClass *NewDestRC = RI.getEquivalentVGPRClass(DestRC);
2345 const TargetRegisterClass *NewDestSubRC = RI.getSubRegClass(NewDestRC, AMDGPU::sub0);
2347 unsigned DestSub0 = MRI.createVirtualRegister(NewDestSubRC);
2348 BuildMI(MBB, MII, DL, InstDesc, DestSub0)
2349 .addOperand(SrcReg0Sub0);
2351 MachineOperand SrcReg0Sub1 = buildExtractSubRegOrImm(MII, MRI, Src0, Src0RC,
2352 AMDGPU::sub1, Src0SubRC);
2354 unsigned DestSub1 = MRI.createVirtualRegister(NewDestSubRC);
2355 BuildMI(MBB, MII, DL, InstDesc, DestSub1)
2356 .addOperand(SrcReg0Sub1);
2358 unsigned FullDestReg = MRI.createVirtualRegister(NewDestRC);
2359 BuildMI(MBB, MII, DL, get(TargetOpcode::REG_SEQUENCE), FullDestReg)
2361 .addImm(AMDGPU::sub0)
2363 .addImm(AMDGPU::sub1);
2365 MRI.replaceRegWith(Dest.getReg(), FullDestReg);
2367 // We don't need to legalizeOperands here because for a single operand, src0
2368 // will support any kind of input.
2370 // Move all users of this moved value.
2371 addUsersToMoveToVALUWorklist(FullDestReg, MRI, Worklist);
2374 void SIInstrInfo::splitScalar64BitBinaryOp(
2375 SmallVectorImpl<MachineInstr *> &Worklist,
2377 unsigned Opcode) const {
2378 MachineBasicBlock &MBB = *Inst->getParent();
2379 MachineRegisterInfo &MRI = MBB.getParent()->getRegInfo();
2381 MachineOperand &Dest = Inst->getOperand(0);
2382 MachineOperand &Src0 = Inst->getOperand(1);
2383 MachineOperand &Src1 = Inst->getOperand(2);
2384 DebugLoc DL = Inst->getDebugLoc();
2386 MachineBasicBlock::iterator MII = Inst;
2388 const MCInstrDesc &InstDesc = get(Opcode);
2389 const TargetRegisterClass *Src0RC = Src0.isReg() ?
2390 MRI.getRegClass(Src0.getReg()) :
2391 &AMDGPU::SGPR_32RegClass;
2393 const TargetRegisterClass *Src0SubRC = RI.getSubRegClass(Src0RC, AMDGPU::sub0);
2394 const TargetRegisterClass *Src1RC = Src1.isReg() ?
2395 MRI.getRegClass(Src1.getReg()) :
2396 &AMDGPU::SGPR_32RegClass;
2398 const TargetRegisterClass *Src1SubRC = RI.getSubRegClass(Src1RC, AMDGPU::sub0);
2400 MachineOperand SrcReg0Sub0 = buildExtractSubRegOrImm(MII, MRI, Src0, Src0RC,
2401 AMDGPU::sub0, Src0SubRC);
2402 MachineOperand SrcReg1Sub0 = buildExtractSubRegOrImm(MII, MRI, Src1, Src1RC,
2403 AMDGPU::sub0, Src1SubRC);
2405 const TargetRegisterClass *DestRC = MRI.getRegClass(Dest.getReg());
2406 const TargetRegisterClass *NewDestRC = RI.getEquivalentVGPRClass(DestRC);
2407 const TargetRegisterClass *NewDestSubRC = RI.getSubRegClass(NewDestRC, AMDGPU::sub0);
2409 unsigned DestSub0 = MRI.createVirtualRegister(NewDestSubRC);
2410 MachineInstr *LoHalf = BuildMI(MBB, MII, DL, InstDesc, DestSub0)
2411 .addOperand(SrcReg0Sub0)
2412 .addOperand(SrcReg1Sub0);
2414 MachineOperand SrcReg0Sub1 = buildExtractSubRegOrImm(MII, MRI, Src0, Src0RC,
2415 AMDGPU::sub1, Src0SubRC);
2416 MachineOperand SrcReg1Sub1 = buildExtractSubRegOrImm(MII, MRI, Src1, Src1RC,
2417 AMDGPU::sub1, Src1SubRC);
2419 unsigned DestSub1 = MRI.createVirtualRegister(NewDestSubRC);
2420 MachineInstr *HiHalf = BuildMI(MBB, MII, DL, InstDesc, DestSub1)
2421 .addOperand(SrcReg0Sub1)
2422 .addOperand(SrcReg1Sub1);
2424 unsigned FullDestReg = MRI.createVirtualRegister(NewDestRC);
2425 BuildMI(MBB, MII, DL, get(TargetOpcode::REG_SEQUENCE), FullDestReg)
2427 .addImm(AMDGPU::sub0)
2429 .addImm(AMDGPU::sub1);
2431 MRI.replaceRegWith(Dest.getReg(), FullDestReg);
2433 // Try to legalize the operands in case we need to swap the order to keep it
2435 legalizeOperands(LoHalf);
2436 legalizeOperands(HiHalf);
2438 // Move all users of this moved vlaue.
2439 addUsersToMoveToVALUWorklist(FullDestReg, MRI, Worklist);
2442 void SIInstrInfo::splitScalar64BitBCNT(SmallVectorImpl<MachineInstr *> &Worklist,
2443 MachineInstr *Inst) const {
2444 MachineBasicBlock &MBB = *Inst->getParent();
2445 MachineRegisterInfo &MRI = MBB.getParent()->getRegInfo();
2447 MachineBasicBlock::iterator MII = Inst;
2448 DebugLoc DL = Inst->getDebugLoc();
2450 MachineOperand &Dest = Inst->getOperand(0);
2451 MachineOperand &Src = Inst->getOperand(1);
2453 const MCInstrDesc &InstDesc = get(AMDGPU::V_BCNT_U32_B32_e64);
2454 const TargetRegisterClass *SrcRC = Src.isReg() ?
2455 MRI.getRegClass(Src.getReg()) :
2456 &AMDGPU::SGPR_32RegClass;
2458 unsigned MidReg = MRI.createVirtualRegister(&AMDGPU::VGPR_32RegClass);
2459 unsigned ResultReg = MRI.createVirtualRegister(&AMDGPU::VGPR_32RegClass);
2461 const TargetRegisterClass *SrcSubRC = RI.getSubRegClass(SrcRC, AMDGPU::sub0);
2463 MachineOperand SrcRegSub0 = buildExtractSubRegOrImm(MII, MRI, Src, SrcRC,
2464 AMDGPU::sub0, SrcSubRC);
2465 MachineOperand SrcRegSub1 = buildExtractSubRegOrImm(MII, MRI, Src, SrcRC,
2466 AMDGPU::sub1, SrcSubRC);
2468 BuildMI(MBB, MII, DL, InstDesc, MidReg)
2469 .addOperand(SrcRegSub0)
2472 BuildMI(MBB, MII, DL, InstDesc, ResultReg)
2473 .addOperand(SrcRegSub1)
2476 MRI.replaceRegWith(Dest.getReg(), ResultReg);
2478 // We don't need to legalize operands here. src0 for etiher instruction can be
2479 // an SGPR, and the second input is unused or determined here.
2480 addUsersToMoveToVALUWorklist(ResultReg, MRI, Worklist);
2483 void SIInstrInfo::splitScalar64BitBFE(SmallVectorImpl<MachineInstr *> &Worklist,
2484 MachineInstr *Inst) const {
2485 MachineBasicBlock &MBB = *Inst->getParent();
2486 MachineRegisterInfo &MRI = MBB.getParent()->getRegInfo();
2487 MachineBasicBlock::iterator MII = Inst;
2488 DebugLoc DL = Inst->getDebugLoc();
2490 MachineOperand &Dest = Inst->getOperand(0);
2491 uint32_t Imm = Inst->getOperand(2).getImm();
2492 uint32_t Offset = Imm & 0x3f; // Extract bits [5:0].
2493 uint32_t BitWidth = (Imm & 0x7f0000) >> 16; // Extract bits [22:16].
2497 // Only sext_inreg cases handled.
2498 assert(Inst->getOpcode() == AMDGPU::S_BFE_I64 &&
2503 if (BitWidth < 32) {
2504 unsigned MidRegLo = MRI.createVirtualRegister(&AMDGPU::VGPR_32RegClass);
2505 unsigned MidRegHi = MRI.createVirtualRegister(&AMDGPU::VGPR_32RegClass);
2506 unsigned ResultReg = MRI.createVirtualRegister(&AMDGPU::VReg_64RegClass);
2508 BuildMI(MBB, MII, DL, get(AMDGPU::V_BFE_I32), MidRegLo)
2509 .addReg(Inst->getOperand(1).getReg(), 0, AMDGPU::sub0)
2513 BuildMI(MBB, MII, DL, get(AMDGPU::V_ASHRREV_I32_e32), MidRegHi)
2517 BuildMI(MBB, MII, DL, get(TargetOpcode::REG_SEQUENCE), ResultReg)
2519 .addImm(AMDGPU::sub0)
2521 .addImm(AMDGPU::sub1);
2523 MRI.replaceRegWith(Dest.getReg(), ResultReg);
2524 addUsersToMoveToVALUWorklist(ResultReg, MRI, Worklist);
2528 MachineOperand &Src = Inst->getOperand(1);
2529 unsigned TmpReg = MRI.createVirtualRegister(&AMDGPU::VGPR_32RegClass);
2530 unsigned ResultReg = MRI.createVirtualRegister(&AMDGPU::VReg_64RegClass);
2532 BuildMI(MBB, MII, DL, get(AMDGPU::V_ASHRREV_I32_e64), TmpReg)
2534 .addReg(Src.getReg(), 0, AMDGPU::sub0);
2536 BuildMI(MBB, MII, DL, get(TargetOpcode::REG_SEQUENCE), ResultReg)
2537 .addReg(Src.getReg(), 0, AMDGPU::sub0)
2538 .addImm(AMDGPU::sub0)
2540 .addImm(AMDGPU::sub1);
2542 MRI.replaceRegWith(Dest.getReg(), ResultReg);
2543 addUsersToMoveToVALUWorklist(ResultReg, MRI, Worklist);
2546 void SIInstrInfo::addUsersToMoveToVALUWorklist(
2548 MachineRegisterInfo &MRI,
2549 SmallVectorImpl<MachineInstr *> &Worklist) const {
2550 for (MachineRegisterInfo::use_iterator I = MRI.use_begin(DstReg),
2551 E = MRI.use_end(); I != E; ++I) {
2552 MachineInstr &UseMI = *I->getParent();
2553 if (!canReadVGPR(UseMI, I.getOperandNo())) {
2554 Worklist.push_back(&UseMI);
2559 unsigned SIInstrInfo::findUsedSGPR(const MachineInstr *MI,
2560 int OpIndices[3]) const {
2561 const MCInstrDesc &Desc = get(MI->getOpcode());
2563 // Find the one SGPR operand we are allowed to use.
2564 unsigned SGPRReg = AMDGPU::NoRegister;
2566 // First we need to consider the instruction's operand requirements before
2567 // legalizing. Some operands are required to be SGPRs, such as implicit uses
2568 // of VCC, but we are still bound by the constant bus requirement to only use
2571 // If the operand's class is an SGPR, we can never move it.
2573 for (const MachineOperand &MO : MI->implicit_operands()) {
2574 // We only care about reads.
2578 if (MO.getReg() == AMDGPU::VCC)
2581 if (MO.getReg() == AMDGPU::FLAT_SCR)
2582 return AMDGPU::FLAT_SCR;
2585 unsigned UsedSGPRs[3] = { AMDGPU::NoRegister };
2586 const MachineRegisterInfo &MRI = MI->getParent()->getParent()->getRegInfo();
2588 for (unsigned i = 0; i < 3; ++i) {
2589 int Idx = OpIndices[i];
2593 const MachineOperand &MO = MI->getOperand(Idx);
2594 if (RI.isSGPRClassID(Desc.OpInfo[Idx].RegClass))
2595 SGPRReg = MO.getReg();
2597 if (MO.isReg() && RI.isSGPRClass(MRI.getRegClass(MO.getReg())))
2598 UsedSGPRs[i] = MO.getReg();
2601 if (SGPRReg != AMDGPU::NoRegister)
2604 // We don't have a required SGPR operand, so we have a bit more freedom in
2605 // selecting operands to move.
2607 // Try to select the most used SGPR. If an SGPR is equal to one of the
2608 // others, we choose that.
2611 // V_FMA_F32 v0, s0, s0, s0 -> No moves
2612 // V_FMA_F32 v0, s0, s1, s0 -> Move s1
2614 if (UsedSGPRs[0] != AMDGPU::NoRegister) {
2615 if (UsedSGPRs[0] == UsedSGPRs[1] || UsedSGPRs[0] == UsedSGPRs[2])
2616 SGPRReg = UsedSGPRs[0];
2619 if (SGPRReg == AMDGPU::NoRegister && UsedSGPRs[1] != AMDGPU::NoRegister) {
2620 if (UsedSGPRs[1] == UsedSGPRs[2])
2621 SGPRReg = UsedSGPRs[1];
2627 MachineInstrBuilder SIInstrInfo::buildIndirectWrite(
2628 MachineBasicBlock *MBB,
2629 MachineBasicBlock::iterator I,
2631 unsigned Address, unsigned OffsetReg) const {
2632 const DebugLoc &DL = MBB->findDebugLoc(I);
2633 unsigned IndirectBaseReg = AMDGPU::VGPR_32RegClass.getRegister(
2634 getIndirectIndexBegin(*MBB->getParent()));
2636 return BuildMI(*MBB, I, DL, get(AMDGPU::SI_INDIRECT_DST_V1))
2637 .addReg(IndirectBaseReg, RegState::Define)
2638 .addOperand(I->getOperand(0))
2639 .addReg(IndirectBaseReg)
2645 MachineInstrBuilder SIInstrInfo::buildIndirectRead(
2646 MachineBasicBlock *MBB,
2647 MachineBasicBlock::iterator I,
2649 unsigned Address, unsigned OffsetReg) const {
2650 const DebugLoc &DL = MBB->findDebugLoc(I);
2651 unsigned IndirectBaseReg = AMDGPU::VGPR_32RegClass.getRegister(
2652 getIndirectIndexBegin(*MBB->getParent()));
2654 return BuildMI(*MBB, I, DL, get(AMDGPU::SI_INDIRECT_SRC))
2655 .addOperand(I->getOperand(0))
2656 .addOperand(I->getOperand(1))
2657 .addReg(IndirectBaseReg)
2663 void SIInstrInfo::reserveIndirectRegisters(BitVector &Reserved,
2664 const MachineFunction &MF) const {
2665 int End = getIndirectIndexEnd(MF);
2666 int Begin = getIndirectIndexBegin(MF);
2672 for (int Index = Begin; Index <= End; ++Index)
2673 Reserved.set(AMDGPU::VGPR_32RegClass.getRegister(Index));
2675 for (int Index = std::max(0, Begin - 1); Index <= End; ++Index)
2676 Reserved.set(AMDGPU::VReg_64RegClass.getRegister(Index));
2678 for (int Index = std::max(0, Begin - 2); Index <= End; ++Index)
2679 Reserved.set(AMDGPU::VReg_96RegClass.getRegister(Index));
2681 for (int Index = std::max(0, Begin - 3); Index <= End; ++Index)
2682 Reserved.set(AMDGPU::VReg_128RegClass.getRegister(Index));
2684 for (int Index = std::max(0, Begin - 7); Index <= End; ++Index)
2685 Reserved.set(AMDGPU::VReg_256RegClass.getRegister(Index));
2687 for (int Index = std::max(0, Begin - 15); Index <= End; ++Index)
2688 Reserved.set(AMDGPU::VReg_512RegClass.getRegister(Index));
2691 MachineOperand *SIInstrInfo::getNamedOperand(MachineInstr &MI,
2692 unsigned OperandName) const {
2693 int Idx = AMDGPU::getNamedOperandIdx(MI.getOpcode(), OperandName);
2697 return &MI.getOperand(Idx);
2700 uint64_t SIInstrInfo::getDefaultRsrcDataFormat() const {
2701 uint64_t RsrcDataFormat = AMDGPU::RSRC_DATA_FORMAT;
2702 if (ST.isAmdHsaOS()) {
2703 RsrcDataFormat |= (1ULL << 56);
2705 if (ST.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
2707 RsrcDataFormat |= (2ULL << 59);
2710 return RsrcDataFormat;