1 /* ==========================================================================
2 * $File: //dwh/usb_iip/dev/software/otg/linux/drivers/dwc_otg_cil.h $
7 * Synopsys HS OTG Linux Software Driver and documentation (hereinafter,
8 * "Software") is an Unsupported proprietary work of Synopsys, Inc. unless
9 * otherwise expressly agreed to in writing between Synopsys and you.
11 * The Software IS NOT an item of Licensed Software or Licensed Product under
12 * any End User Software License Agreement or Agreement for Licensed Product
13 * with Synopsys or any supplement thereto. You are permitted to use and
14 * redistribute this Software in source and binary forms, with or without
15 * modification, provided that redistributions of source code must retain this
16 * notice. You may not view, use, disclose, copy or distribute this file or
17 * any information contained herein except pursuant to this license grant from
18 * Synopsys. If you do not agree with this notice, including the disclaimer
19 * below, then you are not authorized to use the Software.
21 * THIS SOFTWARE IS BEING DISTRIBUTED BY SYNOPSYS SOLELY ON AN "AS IS" BASIS
22 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24 * ARE HEREBY DISCLAIMED. IN NO EVENT SHALL SYNOPSYS BE LIABLE FOR ANY DIRECT,
25 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
26 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
27 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
28 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
29 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
30 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
32 * ========================================================================== */
34 #if !defined(__DWC_CIL_H__)
37 #include "common_port/dwc_list.h"
38 #include "dwc_otg_dbg.h"
39 #include "dwc_otg_regs.h"
41 #include "dwc_otg_core_if.h"
42 #include "dwc_otg_adp.h"
46 * This file contains the interface to the Core Interface Layer.
51 #define MAX_DMA_DESCS_PER_EP 256
54 * Enumeration for the data buffer mode
56 typedef enum _data_buffer_mode {
57 BM_STANDARD = 0, /* data buffer is in normal mode */
58 BM_SG = 1, /* data buffer uses the scatter/gather mode */
59 BM_CONCAT = 2, /* data buffer uses the concatenation mode */
60 BM_CIRCULAR = 3, /* data buffer uses the circular DMA mode */
61 BM_ALIGN = 4 /* data buffer is in buffer alignment mode */
63 #endif /* DWC_UTE_CFI */
65 /** Macros defined for DWC OTG HW Release version */
67 #define OTG_CORE_REV_2_60a 0x4F54260A
68 #define OTG_CORE_REV_2_71a 0x4F54271A
69 #define OTG_CORE_REV_2_72a 0x4F54272A
70 #define OTG_CORE_REV_2_80a 0x4F54280A
71 #define OTG_CORE_REV_2_81a 0x4F54281A
72 #define OTG_CORE_REV_2_90a 0x4F54290A
73 #define OTG_CORE_REV_2_91a 0x4F54291A
74 #define OTG_CORE_REV_2_92a 0x4F54292A
75 #define OTG_CORE_REV_2_93a 0x4F54293A
76 #define OTG_CORE_REV_2_94a 0x4F54294A
77 #define OTG_CORE_REV_3_00a 0x4F54300A
78 #define OTG_CORE_REV_3_10a 0x4F54310A
81 * Information for each ISOC packet.
83 typedef struct iso_pkt_info {
90 * The <code>dwc_ep</code> structure represents the state of a single
91 * endpoint when acting in device mode. It contains the data items
92 * needed for an endpoint to be activated and transfer packets.
94 typedef struct dwc_ep {
95 /** EP number used for register address lookup */
97 /** EP direction 0 = OUT */
103 * Periodic Tx FIFO # for IN EPs For INTR EP set to 0 to use non-periodic
104 * Tx FIFO. If dedicated Tx FIFOs are enabled Tx FIFO # FOR IN EPs*/
105 unsigned tx_fifo_num:4;
106 /** EP type: 0 - Control, 1 - ISOC, 2 - BULK, 3 - INTR */
108 #define DWC_OTG_EP_TYPE_CONTROL 0
109 #define DWC_OTG_EP_TYPE_ISOC 1
110 #define DWC_OTG_EP_TYPE_BULK 2
111 #define DWC_OTG_EP_TYPE_INTR 3
113 /** DATA start PID for INTR and BULK EP */
114 unsigned data_pid_start:1;
115 /** Frame (even/odd) for ISOC EP */
116 unsigned even_odd_frame:1;
117 /** Max Packet bytes */
118 unsigned maxpacket:11;
120 /** Max Transfer size */
123 /** @name Transfer state */
127 * Pointer to the beginning of the transfer buffer -- do not modify
133 dwc_dma_t dma_desc_addr;
134 dwc_otg_dev_dma_desc_t *desc_addr;
136 uint8_t *start_xfer_buff;
137 /** pointer to the transfer buffer */
139 /** Number of bytes to transfer */
140 unsigned xfer_len:19;
141 /** Number of bytes transferred. */
142 unsigned xfer_count:19;
145 /** Total len for control transfer */
146 unsigned total_len:19;
148 /** stall clear flag */
149 unsigned stall_clear_flag:1;
151 /** SETUP pkt cnt rollover flag for EP0 out*/
152 unsigned stp_rollover;
155 /* The buffer mode */
156 data_buffer_mode_e buff_mode;
158 /* The chain of DMA descriptors.
159 * MAX_DMA_DESCS_PER_EP will be allocated for each active EP.
161 dwc_otg_dma_desc_t *descs;
163 /* The DMA address of the descriptors chain start */
164 dma_addr_t descs_dma_addr;
165 /** This variable stores the length of the last enqueued request */
166 uint32_t cfi_req_len;
167 #endif/* DWC_UTE_CFI */
169 /** Max DMA Descriptor count for any EP */
170 #define MAX_DMA_DESC_CNT 256
171 /** Allocated DMA Desc count */
176 /** Next frame num to setup next ISOC transfer */
178 /** Indicates SOF number overrun in DSTS */
181 #ifdef DWC_UTE_PER_IO
182 /** Next frame num for which will be setup DMA Desc */
183 uint32_t xiso_frame_num;
185 uint32_t xiso_bInterval;
186 /** Count of currently active transfers - shall be either 0 or 1 */
187 int xiso_active_xfers;
188 int xiso_queued_xfers;
192 * Variables specific for ISOC EPs
195 /** DMA addresses of ISOC buffers */
199 dwc_dma_t iso_dma_desc_addr;
200 dwc_otg_dev_dma_desc_t *iso_desc_addr;
202 /** pointer to the transfer buffers */
206 /** number of ISOC Buffer is processing */
207 uint32_t proc_buf_num;
208 /** Interval of ISOC Buffer processing */
209 uint32_t buf_proc_intrvl;
210 /** Data size for regular frame */
211 uint32_t data_per_frame;
213 /* todo - pattern data support is to be implemented in the future */
214 /** Data size for pattern frame */
215 uint32_t data_pattern_frame;
216 /** Frame number of pattern data */
221 /** ISO Packet number per frame */
222 uint32_t pkt_per_frm;
223 /** Next frame num for which will be setup DMA Desc */
225 /** Number of packets per buffer processing */
227 /** Info for all isoc packets */
228 iso_pkt_info_t *pkt_info;
229 /** current pkt number */
231 /** current pkt number */
232 uint8_t *cur_pkt_addr;
233 /** current pkt number */
234 uint32_t cur_pkt_dma_addr;
235 #endif /* DWC_EN_ISOC */
241 * Reasons for halting a host channel.
243 typedef enum dwc_otg_halt_status {
244 DWC_OTG_HC_XFER_NO_HALT_STATUS,
245 DWC_OTG_HC_XFER_COMPLETE,
246 DWC_OTG_HC_XFER_URB_COMPLETE,
249 DWC_OTG_HC_XFER_NYET,
250 DWC_OTG_HC_XFER_STALL,
251 DWC_OTG_HC_XFER_XACT_ERR,
252 DWC_OTG_HC_XFER_FRAME_OVERRUN,
253 DWC_OTG_HC_XFER_BABBLE_ERR,
254 DWC_OTG_HC_XFER_DATA_TOGGLE_ERR,
255 DWC_OTG_HC_XFER_AHB_ERR,
256 DWC_OTG_HC_XFER_PERIODIC_INCOMPLETE,
257 DWC_OTG_HC_XFER_URB_DEQUEUE
258 } dwc_otg_halt_status_e;
261 * Host channel descriptor. This structure represents the state of a single
262 * host channel when acting in host mode. It contains the data items needed to
263 * transfer packets to an endpoint via a host channel.
265 typedef struct dwc_hc {
266 /** Host channel number used for register address lookup */
269 /** Device to access */
275 /** EP direction. 0: OUT, 1: IN */
280 * One of the following values:
281 * - DWC_OTG_EP_SPEED_LOW
282 * - DWC_OTG_EP_SPEED_FULL
283 * - DWC_OTG_EP_SPEED_HIGH
286 #define DWC_OTG_EP_SPEED_LOW 0
287 #define DWC_OTG_EP_SPEED_FULL 1
288 #define DWC_OTG_EP_SPEED_HIGH 2
292 * One of the following values:
293 * - DWC_OTG_EP_TYPE_CONTROL: 0
294 * - DWC_OTG_EP_TYPE_ISOC: 1
295 * - DWC_OTG_EP_TYPE_BULK: 2
296 * - DWC_OTG_EP_TYPE_INTR: 3
300 /** Max packet size in bytes */
301 unsigned max_packet:11;
304 * PID for initial transaction.
308 * 3: MDATA (non-Control EP),
311 unsigned data_pid_start:2;
312 #define DWC_OTG_HC_PID_DATA0 0
313 #define DWC_OTG_HC_PID_DATA2 1
314 #define DWC_OTG_HC_PID_DATA1 2
315 #define DWC_OTG_HC_PID_MDATA 3
316 #define DWC_OTG_HC_PID_SETUP 3
318 /** Number of periodic transactions per (micro)frame */
319 unsigned multi_count:2;
321 /** @name Transfer State */
324 /** Pointer to the current transfer buffer position. */
327 * In Buffer DMA mode this buffer will be used
328 * if xfer_buff is not DWORD aligned.
330 dwc_dma_t align_buff;
331 /** Total number of bytes to transfer. */
333 /** Number of bytes transferred so far. */
335 /** Packet count at start of transfer.*/
336 uint16_t start_pkt_count;
339 * Flag to indicate whether the transfer has been started. Set to 1 if
340 * it has been started, 0 otherwise.
342 uint8_t xfer_started;
345 * Set to 1 to indicate that a PING request should be issued on this
346 * channel. If 0, process normally.
351 * Set to 1 to indicate that the error count for this transaction is
352 * non-zero. Set to 0 if the error count is 0.
357 * Set to 1 to indicate that this channel should be halted the next
358 * time a request is queued for the channel. This is necessary in
359 * slave mode if no request queue space is available when an attempt
360 * is made to halt the channel.
362 uint8_t halt_on_queue;
365 * Set to 1 if the host channel has been halted, but the core is not
366 * finished flushing queued requests. Otherwise 0.
368 uint8_t halt_pending;
371 * Reason for halting the host channel.
373 dwc_otg_halt_status_e halt_status;
376 * Split settings for the host channel
378 uint8_t do_split; /**< Enable split for the channel */
379 uint8_t complete_split; /**< Enable complete split */
381 uint8_t hub_addr; /**< Address of high speed hub */
383 uint8_t port_addr; /**< Port of the low/full speed device */
384 /** Split transaction position
385 * One of the following values:
386 * - DWC_HCSPLIT_XACTPOS_MID
387 * - DWC_HCSPLIT_XACTPOS_BEGIN
388 * - DWC_HCSPLIT_XACTPOS_END
389 * - DWC_HCSPLIT_XACTPOS_ALL */
392 /** Set when the host channel does a short read. */
396 * Number of requests issued for this channel since it was assigned to
397 * the current transfer (not counting PINGs).
402 * Queue Head for the transfer being processed by this channel.
404 struct dwc_otg_qh *qh;
408 /** Entry in list of host channels. */
409 DWC_CIRCLEQ_ENTRY(dwc_hc) hc_list_entry;
411 /** @name Descriptor DMA support */
414 /** Number of Transfer Descriptors */
417 /** Descriptor List DMA address */
418 dwc_dma_t desc_list_addr;
420 /** Scheduling micro-frame bitmap. */
427 * The following parameters may be specified when starting the module. These
428 * parameters define how the DWC_otg controller should be configured.
430 typedef struct dwc_otg_core_params {
434 * Specifies the OTG capabilities. The driver will automatically
435 * detect the value for this parameter if none is specified.
436 * 0 - HNP and SRP capable (default)
437 * 1 - SRP Only capable
438 * 2 - No HNP/SRP capable
443 * Specifies whether to use slave or DMA mode for accessing the data
444 * FIFOs. The driver will automatically detect the value for this
445 * parameter if none is specified.
447 * 1 - DMA (default, if available)
452 * When DMA mode is enabled specifies whether to use address DMA or DMA
453 * Descriptor mode for accessing the data FIFOs in device mode. The driver
454 * will automatically detect the value for this if none is specified.
456 * 1 - DMA Descriptor(default, if available)
458 int32_t dma_desc_enable;
459 /** The DMA Burst size (applicable only for External DMA
460 * Mode). 1, 4, 8 16, 32, 64, 128, 256 (default 32)
462 int32_t dma_burst_size; /* Translate this to GAHBCFG values */
465 * Specifies the maximum speed of operation in host and device mode.
466 * The actual speed depends on the speed of the attached device and
467 * the value of phy_type. The actual speed depends on the speed of the
469 * 0 - High Speed (default)
473 /** Specifies whether low power mode is supported when attached
474 * to a Full Speed or Low Speed device in host mode.
475 * 0 - Don't support low power mode (default)
476 * 1 - Support low power mode
478 int32_t host_support_fs_ls_low_power;
480 /** Specifies the PHY clock rate in low power mode when connected to a
481 * Low Speed device in host mode. This parameter is applicable only if
482 * HOST_SUPPORT_FS_LS_LOW_POWER is enabled. If PHY_TYPE is set to FS
483 * then defaults to 6 MHZ otherwise 48 MHZ.
488 int32_t host_ls_low_power_phy_clk;
491 * 0 - Use cC FIFO size parameters
492 * 1 - Allow dynamic FIFO sizing (default)
494 int32_t enable_dynamic_fifo;
496 /** Total number of 4-byte words in the data FIFO memory. This
497 * memory includes the Rx FIFO, non-periodic Tx FIFO, and periodic
499 * 32 to 32768 (default 8192)
500 * Note: The total FIFO memory depth in the FPGA configuration is 8192.
502 int32_t data_fifo_size;
504 /** Number of 4-byte words in the Rx FIFO in device mode when dynamic
505 * FIFO sizing is enabled.
506 * 16 to 32768 (default 1064)
508 int32_t dev_rx_fifo_size;
510 /** Number of 4-byte words in the non-periodic Tx FIFO in device mode
511 * when dynamic FIFO sizing is enabled.
512 * 16 to 32768 (default 1024)
514 int32_t dev_nperio_tx_fifo_size;
516 /** Number of 4-byte words in each of the periodic Tx FIFOs in device
517 * mode when dynamic FIFO sizing is enabled.
518 * 4 to 768 (default 256)
520 uint32_t dev_perio_tx_fifo_size[MAX_PERIO_FIFOS];
522 /** Number of 4-byte words in the Rx FIFO in host mode when dynamic
523 * FIFO sizing is enabled.
524 * 16 to 32768 (default 1024)
526 int32_t host_rx_fifo_size;
528 /** Number of 4-byte words in the non-periodic Tx FIFO in host mode
529 * when Dynamic FIFO sizing is enabled in the core.
530 * 16 to 32768 (default 1024)
532 int32_t host_nperio_tx_fifo_size;
534 /** Number of 4-byte words in the host periodic Tx FIFO when dynamic
535 * FIFO sizing is enabled.
536 * 16 to 32768 (default 1024)
538 int32_t host_perio_tx_fifo_size;
540 /** The maximum transfer size supported in bytes.
541 * 2047 to 65,535 (default 65,535)
543 int32_t max_transfer_size;
545 /** The maximum number of packets in a transfer.
546 * 15 to 511 (default 511)
548 int32_t max_packet_count;
550 /** The number of host channel registers to use.
551 * 1 to 16 (default 12)
552 * Note: The FPGA configuration supports a maximum of 12 host channels.
554 int32_t host_channels;
556 /** The number of endpoints in addition to EP0 available for device
558 * 1 to 15 (default 6 IN and OUT)
559 * Note: The FPGA configuration supports a maximum of 6 IN and OUT
560 * endpoints in addition to EP0.
562 int32_t dev_endpoints;
565 * Specifies the type of PHY interface to use. By default, the driver
566 * will automatically detect the phy_type.
569 * 1 - UTMI+ (default)
575 * Specifies the UTMI+ Data Width. This parameter is
576 * applicable for a PHY_TYPE of UTMI+ or ULPI. (For a ULPI
577 * PHY_TYPE, this parameter indicates the data width between
578 * the MAC and the ULPI Wrapper.) Also, this parameter is
579 * applicable only if the OTG_HSPHY_WIDTH cC parameter was set
580 * to "8 and 16 bits", meaning that the core has been
581 * configured to work at either data path width.
583 * 8 or 16 bits (default 16)
585 int32_t phy_utmi_width;
588 * Specifies whether the ULPI operates at double or single
589 * data rate. This parameter is only applicable if PHY_TYPE is
592 * 0 - single data rate ULPI interface with 8 bit wide data
594 * 1 - double data rate ULPI interface with 4 bit wide data
597 int32_t phy_ulpi_ddr;
600 * Specifies whether to use the internal or external supply to
601 * drive the vbus with a ULPI phy.
603 int32_t phy_ulpi_ext_vbus;
606 * Specifies whether to use the I2Cinterface for full speed PHY. This
607 * parameter is only applicable if PHY_TYPE is FS.
618 * Specifies whether dedicated transmit FIFOs are
619 * enabled for non periodic IN endpoints in device mode
623 int32_t en_multiple_tx_fifo;
625 /** Number of 4-byte words in each of the Tx FIFOs in device
626 * mode when dynamic FIFO sizing is enabled.
627 * 4 to 768 (default 256)
629 uint32_t dev_tx_fifo_size[MAX_TX_FIFOS];
631 /** Thresholding enable flag-
632 * bit 0 - enable non-ISO Tx thresholding
633 * bit 1 - enable ISO Tx thresholding
634 * bit 2 - enable Rx thresholding
638 /** Thresholding length for Tx
639 * FIFOs in 32 bit DWORDs
641 uint32_t tx_thr_length;
643 /** Thresholding length for Rx
644 * FIFOs in 32 bit DWORDs
646 uint32_t rx_thr_length;
649 * Specifies whether LPM (Link Power Management) support is enabled
654 * Specifies whether LPM Errata (Link Power Management) support is enabled
659 * Specifies the baseline besl value
661 int32_t baseline_besl;
664 * Specifies the deep besl value
667 /** Per Transfer Interrupt
674 /** Multi Processor Interrupt
681 /** IS_USB Capability
687 /** AHB Threshold Ratio
688 * 2'b00 AHB Threshold = MAC Threshold
689 * 2'b01 AHB Threshold = 1/2 MAC Threshold
690 * 2'b10 AHB Threshold = 1/4 MAC Threshold
691 * 2'b11 AHB Threshold = 1/8 MAC Threshold
693 int32_t ahb_thr_ratio;
699 int32_t adp_supp_enable;
701 /** HFIR Reload Control
702 * 0 - The HFIR cannot be reloaded dynamically.
703 * 1 - Allow dynamic reloading of the HFIR register during runtime.
707 /** DCFG: Enable device Out NAK
708 * 0 - The core does not set NAK after Bulk Out transfer complete.
709 * 1 - The core sets NAK after Bulk OUT transfer complete.
713 /** DCFG: Enable Continue on BNA
714 * After receiving BNA interrupt the core disables the endpoint,when the
715 * endpoint is re-enabled by the application the core starts processing
716 * 0 - from the DOEPDMA descriptor
717 * 1 - from the descriptor which received the BNA.
721 /** GAHBCFG: AHB Single Support
722 * This bit when programmed supports SINGLE transfers for remainder
723 * data in a transfer for DMA mode of operation.
724 * 0 - in this case the remainder data will be sent using INCR burst size.
725 * 1 - in this case the remainder data will be sent using SINGLE burst size.
729 /** Core Power down mode
730 * 0 - No Power Down is enabled
732 * 2 - Complete Power Down (Hibernation)
736 /** OTG revision supported
737 * 0 - OTG 1.3 revision
738 * 1 - OTG 2.0 revision
742 } dwc_otg_core_params_t;
745 struct dwc_otg_core_if;
746 typedef struct hc_xfer_info {
747 struct dwc_otg_core_if *core_if;
752 typedef struct ep_xfer_info {
753 struct dwc_otg_core_if *core_if;
760 typedef enum dwc_otg_lx_state {
763 /** LPM sleep state*/
765 /** USB suspend state*/
769 } dwc_otg_lx_state_e;
771 struct dwc_otg_global_regs_backup {
772 uint32_t gotgctl_local;
773 uint32_t gintmsk_local;
774 uint32_t gahbcfg_local;
775 uint32_t gusbcfg_local;
776 uint32_t grxfsiz_local;
777 uint32_t gnptxfsiz_local;
778 #ifdef CONFIG_USB_DWC_OTG_LPM
779 uint32_t glpmcfg_local;
781 uint32_t gi2cctl_local;
782 uint32_t hptxfsiz_local;
783 uint32_t pcgcctl_local;
784 uint32_t gdfifocfg_local;
785 uint32_t dtxfsiz_local[MAX_EPS_CHANNELS];
786 uint32_t gpwrdn_local;
787 uint32_t xhib_pcgcctl;
788 uint32_t xhib_gpwrdn;
791 struct dwc_otg_host_regs_backup {
793 uint32_t haintmsk_local;
794 uint32_t hcintmsk_local[MAX_EPS_CHANNELS];
795 uint32_t hprt0_local;
799 struct dwc_otg_dev_regs_backup {
805 uint32_t diepctl[MAX_EPS_CHANNELS];
806 uint32_t dieptsiz[MAX_EPS_CHANNELS];
807 uint32_t diepdma[MAX_EPS_CHANNELS];
810 * The <code>dwc_otg_core_if</code> structure contains information needed to manage
811 * the DWC_otg controller acting in either host or device mode. It
812 * represents the programming view of the controller as a whole.
814 struct dwc_otg_core_if {
815 /** Parameters that define how the core should be configured.*/
816 dwc_otg_core_params_t *core_params;
818 /** Core Global registers starting at offset 000h. */
819 dwc_otg_core_global_regs_t *core_global_regs;
821 /** Device-specific information */
822 dwc_otg_dev_if_t *dev_if;
823 /** Host-specific information */
824 dwc_otg_host_if_t *host_if;
826 /** Value from SNPSID register */
829 /** The DWC otg device pointer. */
830 struct dwc_otg_device *otg_dev;
833 * Set to 1 if the core PHY interface bits in USBCFG have been
836 uint8_t phy_init_done;
839 * SRP Success flag, set by srp success interrupt in FS I2C mode
842 uint8_t srp_timer_started;
843 /** Timer for SRP. If it expires before SRP is successful
845 dwc_timer_t *srp_timer;
848 #define USB_MODE_NORMAL (0)
849 #define USB_MODE_FORCE_HOST (1)
850 #define USB_MODE_FORCE_DEVICE (2)
852 #ifdef DWC_DEV_SRPCAP
853 /* This timer is needed to power on the hibernated host core if SRP is not
854 * initiated on connected SRP capable device for limited period of time
856 uint8_t pwron_timer_started;
857 dwc_timer_t *pwron_timer;
859 /* Common configuration information */
860 /** Power and Clock Gating Control Register */
861 volatile uint32_t *pcgcctl;
862 #define DWC_OTG_PCGCCTL_OFFSET 0xE00
864 /** Push/pop addresses for endpoints or host channels.*/
865 uint32_t *data_fifo[MAX_EPS_CHANNELS];
866 #define DWC_OTG_DATA_FIFO_OFFSET 0x1000
867 #define DWC_OTG_DATA_FIFO_SIZE 0x1000
869 /** Total RAM for FIFOs (Bytes) */
870 uint16_t total_fifo_size;
871 /** Size of Rx FIFO (Bytes) */
872 uint16_t rx_fifo_size;
873 /** Size of Non-periodic Tx FIFO (Bytes) */
874 uint16_t nperio_tx_fifo_size;
876 /** 1 if DMA is enabled, 0 otherwise. */
879 /** 1 if DMA descriptor is enabled, 0 otherwise. */
880 uint8_t dma_desc_enable;
882 /** 1 if PTI Enhancement mode is enabled, 0 otherwise. */
883 uint8_t pti_enh_enable;
885 /** 1 if MPI Enhancement mode is enabled, 0 otherwise. */
886 uint8_t multiproc_int_enable;
888 /** 1 if dedicated Tx FIFOs are enabled, 0 otherwise. */
889 uint8_t en_multiple_tx_fifo;
891 /** Set to 1 if multiple packets of a high-bandwidth transfer is in
892 * process of being queued */
893 uint8_t queuing_high_bandwidth;
895 /** Hardware Configuration -- stored here for convenience.*/
896 hwcfg1_data_t hwcfg1;
897 hwcfg2_data_t hwcfg2;
898 hwcfg3_data_t hwcfg3;
899 hwcfg4_data_t hwcfg4;
900 fifosize_data_t hptxfsiz;
902 /** Host and Device Configuration -- stored here for convenience.*/
906 /** The operational State, during transations
907 * (a_host>>a_peripherial and b_device=>b_host) this may not
908 * match the core but allows the software to determine
913 /** Test mode for PET testing */
917 * Set to 1 if the HCD needs to be restarted on a session request
918 * interrupt. This is required if no connector ID status change has
919 * occurred since the HCD was last disconnected.
921 uint8_t restart_hcd_on_session_req;
924 /** A-Device is a_host */
926 /** A-Device is a_suspend */
927 #define A_SUSPEND (2)
928 /** A-Device is a_peripherial */
929 #define A_PERIPHERAL (3)
930 /** B-Device is operating as a Peripheral. */
931 #define B_PERIPHERAL (4)
932 /** B-Device is operating as a Host. */
936 struct dwc_otg_cil_callbacks *hcd_cb;
939 struct dwc_otg_cil_callbacks *pcd_cb;
941 /** Device mode Periodic Tx FIFO Mask */
943 /** Device mode Periodic Tx FIFO Mask */
946 /** Workqueue object used for handling several interrupts */
949 /** Tasklet used for handling "Wakeup Detected" Interrupt*/
950 dwc_tasklet_t *wkp_tasklet;
951 /** This arrays used for debug purposes for DEV OUT NAK enhancement */
952 uint32_t start_doeptsiz_val[MAX_EPS_CHANNELS];
953 ep_xfer_info_t ep_xfer_info[MAX_EPS_CHANNELS];
954 dwc_timer_t *ep_xfer_timer[MAX_EPS_CHANNELS];
956 uint32_t start_hcchar_val[MAX_EPS_CHANNELS];
958 hc_xfer_info_t hc_xfer_info[MAX_EPS_CHANNELS];
959 dwc_timer_t *hc_xfer_timer[MAX_EPS_CHANNELS];
961 uint32_t hfnum_7_samples;
962 uint64_t hfnum_7_frrem_accum;
963 uint32_t hfnum_0_samples;
964 uint64_t hfnum_0_frrem_accum;
965 uint32_t hfnum_other_samples;
966 uint64_t hfnum_other_frrem_accum;
970 uint16_t pwron_rxfsiz;
971 uint16_t pwron_gnptxfsiz;
972 uint16_t pwron_txfsiz[15];
974 uint16_t init_rxfsiz;
975 uint16_t init_gnptxfsiz;
976 uint16_t init_txfsiz[15];
979 /** Lx state of device */
980 dwc_otg_lx_state_e lx_state;
982 /** Saved Core Global registers */
983 struct dwc_otg_global_regs_backup *gr_backup;
984 /** Saved Host registers */
985 struct dwc_otg_host_regs_backup *hr_backup;
986 /** Saved Device registers */
987 struct dwc_otg_dev_regs_backup *dr_backup;
989 /** Power Down Enable */
992 /** ADP support Enable */
995 /** ADP structure object */
998 /** hibernation/suspend flag */
999 int hibernation_suspend;
1001 /** Device mode extended hibernation flag */
1004 /** OTG revision supported */
1007 /** OTG status flag used for HNP polling */
1010 /** Pointer to either hcd->lock or pcd->lock */
1011 dwc_spinlock_t *lock;
1013 /** Start predict NextEP based on Learning Queue if equal 1,
1014 * also used as counter of disabled NP IN EP's */
1015 uint8_t start_predict;
1017 /** NextEp sequence, including EP0: nextep_seq[] = EP if non-periodic and
1018 * active, 0xff otherwise */
1019 uint8_t nextep_seq[MAX_EPS_CHANNELS];
1021 /** Index of fisrt EP in nextep_seq array which should be re-enabled **/
1022 uint8_t first_in_nextep_seq;
1024 /** Frame number while entering to ISR - needed for ISOCs **/
1027 /** Flag to not perform ADP probing if IDSTS event happened */
1028 uint8_t stop_adpprb;
1034 * This function is called when transfer is timed out.
1036 extern void hc_xfer_timeout(void *ptr);
1040 * This function is called when transfer is timed out on endpoint.
1042 extern void ep_xfer_timeout(void *ptr);
1045 * The following functions are functions for works
1046 * using during handling some interrupts
1048 extern void w_conn_id_status_change(void *p);
1050 extern void w_wakeup_detected(void *data);
1052 /** Saves global register values into system memory. */
1053 extern int dwc_otg_save_global_regs(dwc_otg_core_if_t *core_if);
1054 /** Saves device register values into system memory. */
1055 extern int dwc_otg_save_dev_regs(dwc_otg_core_if_t *core_if);
1056 /** Saves host register values into system memory. */
1057 extern int dwc_otg_save_host_regs(dwc_otg_core_if_t *core_if);
1058 /** Restore global register values. */
1059 extern int dwc_otg_restore_global_regs(dwc_otg_core_if_t *core_if);
1060 /** Restore host register values. */
1061 extern int dwc_otg_restore_host_regs(dwc_otg_core_if_t *core_if, int reset);
1062 /** Restore device register values. */
1063 extern int dwc_otg_restore_dev_regs(dwc_otg_core_if_t *core_if,
1065 extern int restore_lpm_i2c_regs(dwc_otg_core_if_t *core_if);
1066 extern int restore_essential_regs(dwc_otg_core_if_t *core_if, int rmode,
1069 extern int dwc_otg_host_hibernation_restore(dwc_otg_core_if_t *core_if,
1070 int restore_mode, int reset);
1071 extern int dwc_otg_device_hibernation_restore(dwc_otg_core_if_t *core_if,
1072 int rem_wakeup, int reset);
1075 * The following functions support initialization of the CIL driver component
1076 * and the DWC_otg controller.
1078 extern void dwc_otg_core_host_init(dwc_otg_core_if_t *_core_if);
1079 extern void dwc_otg_core_dev_init(dwc_otg_core_if_t *_core_if);
1081 /** @name Device CIL Functions
1082 * The following functions support managing the DWC_otg controller in device
1086 extern void dwc_otg_wakeup(dwc_otg_core_if_t *_core_if);
1087 extern void dwc_otg_read_setup_packet(dwc_otg_core_if_t *_core_if,
1089 extern uint32_t dwc_otg_get_frame_number(dwc_otg_core_if_t *_core_if);
1090 extern void dwc_otg_ep0_activate(dwc_otg_core_if_t *_core_if, dwc_ep_t *_ep);
1091 extern void dwc_otg_ep_activate(dwc_otg_core_if_t *_core_if, dwc_ep_t *_ep);
1092 extern void dwc_otg_ep_deactivate(dwc_otg_core_if_t *_core_if, dwc_ep_t *_ep);
1093 extern void dwc_otg_ep_start_transfer(dwc_otg_core_if_t *_core_if,
1095 extern void dwc_otg_ep_start_zl_transfer(dwc_otg_core_if_t *_core_if,
1097 extern void dwc_otg_ep0_start_transfer(dwc_otg_core_if_t *_core_if,
1099 extern void dwc_otg_ep0_continue_transfer(dwc_otg_core_if_t *_core_if,
1101 extern void dwc_otg_ep_write_packet(dwc_otg_core_if_t *_core_if,
1102 dwc_ep_t *_ep, int _dma);
1103 extern void dwc_otg_ep_set_stall(dwc_otg_core_if_t *_core_if, dwc_ep_t *_ep);
1104 extern void dwc_otg_ep_clear_stall(dwc_otg_core_if_t *_core_if,
1106 extern void dwc_otg_enable_device_interrupts(dwc_otg_core_if_t *_core_if);
1109 extern void dwc_otg_iso_ep_start_frm_transfer(dwc_otg_core_if_t *core_if,
1111 extern void dwc_otg_iso_ep_start_buf_transfer(dwc_otg_core_if_t *core_if,
1113 #endif /* DWC_EN_ISOC */
1116 /** @name Host CIL Functions
1117 * The following functions support managing the DWC_otg controller in host
1121 extern void dwc_otg_hc_init(dwc_otg_core_if_t *_core_if, dwc_hc_t *_hc);
1122 extern void dwc_otg_hc_halt(dwc_otg_core_if_t *_core_if,
1123 dwc_hc_t *_hc, dwc_otg_halt_status_e _halt_status);
1124 extern void dwc_otg_hc_cleanup(dwc_otg_core_if_t *_core_if, dwc_hc_t *_hc);
1125 extern void dwc_otg_hc_start_transfer(dwc_otg_core_if_t *_core_if,
1127 extern int dwc_otg_hc_continue_transfer(dwc_otg_core_if_t *_core_if,
1129 extern void dwc_otg_hc_do_ping(dwc_otg_core_if_t *_core_if, dwc_hc_t *_hc);
1130 extern void dwc_otg_hc_write_packet(dwc_otg_core_if_t *_core_if,
1132 extern void dwc_otg_enable_host_interrupts(dwc_otg_core_if_t *_core_if);
1133 extern void dwc_otg_disable_host_interrupts(dwc_otg_core_if_t *_core_if);
1135 extern void dwc_otg_hc_start_transfer_ddma(dwc_otg_core_if_t *core_if,
1138 extern uint32_t calc_frame_interval(dwc_otg_core_if_t *core_if);
1139 extern int dwc_otg_check_haps_status(dwc_otg_core_if_t *core_if);
1141 /* Macro used to clear one channel interrupt */
1142 #define clear_hc_int(_hc_regs_, _intr_) \
1144 hcint_data_t hcint_clear = {.d32 = 0}; \
1145 hcint_clear.b._intr_ = 1; \
1146 DWC_WRITE_REG32(&(_hc_regs_)->hcint, hcint_clear.d32); \
1150 * Macro used to disable one channel interrupt. Channel interrupts are
1151 * disabled when the channel is halted or released by the interrupt handler.
1152 * There is no need to handle further interrupts of that type until the
1153 * channel is re-assigned. In fact, subsequent handling may cause crashes
1154 * because the channel structures are cleaned up when the channel is released.
1156 #define disable_hc_int(_hc_regs_, _intr_) \
1158 hcintmsk_data_t hcintmsk = {.d32 = 0}; \
1159 hcintmsk.b._intr_ = 1; \
1160 DWC_MODIFY_REG32(&(_hc_regs_)->hcintmsk, hcintmsk.d32, 0); \
1164 * This function Reads HPRT0 in preparation to modify. It keeps the
1165 * WC bits 0 so that if they are read as 1, they won't clear when you
1168 static inline uint32_t dwc_otg_read_hprt0(dwc_otg_core_if_t *_core_if)
1171 hprt0.d32 = DWC_READ_REG32(_core_if->host_if->hprt0);
1173 hprt0.b.prtconndet = 0;
1174 hprt0.b.prtenchng = 0;
1175 hprt0.b.prtovrcurrchng = 0;
1181 /** @name Common CIL Functions
1182 * The following functions support managing the DWC_otg controller in either
1183 * device or host mode.
1187 extern void dwc_otg_read_packet(dwc_otg_core_if_t *core_if,
1188 uint8_t *dest, uint16_t bytes);
1190 extern void dwc_otg_flush_tx_fifo(dwc_otg_core_if_t *_core_if, const int _num);
1191 extern void dwc_otg_flush_rx_fifo(dwc_otg_core_if_t *_core_if);
1192 extern void dwc_otg_core_reset(dwc_otg_core_if_t *_core_if);
1195 * This function returns the Core Interrupt register.
1197 static inline uint32_t dwc_otg_read_core_intr(dwc_otg_core_if_t *core_if)
1200 retval = DWC_READ_REG32(&core_if->core_global_regs->gintsts) &
1201 DWC_READ_REG32(&core_if->core_global_regs->gintmsk);
1206 * This function returns the OTG Interrupt register.
1208 static inline uint32_t dwc_otg_read_otg_intr(dwc_otg_core_if_t *core_if)
1211 retval = DWC_READ_REG32(&core_if->core_global_regs->gotgint);
1216 * This function reads the Device All Endpoints Interrupt register and
1217 * returns the IN endpoint interrupt bits.
1219 static inline uint32_t dwc_otg_read_dev_all_in_ep_intr(dwc_otg_core_if_t
1225 if (core_if->multiproc_int_enable) {
1226 v = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->
1227 deachint) & DWC_READ_REG32(&core_if->dev_if->
1231 v = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daint) &
1232 DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
1239 * This function reads the Device All Endpoints Interrupt register and
1240 * returns the OUT endpoint interrupt bits.
1242 static inline uint32_t dwc_otg_read_dev_all_out_ep_intr(dwc_otg_core_if_t
1247 if (core_if->multiproc_int_enable) {
1248 v = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->
1249 deachint) & DWC_READ_REG32(&core_if->dev_if->
1253 v = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daint) &
1254 DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
1257 v = (v & 0xffff0000) >> 16;
1262 * This function returns the Device IN EP Interrupt register
1264 static inline uint32_t dwc_otg_read_dev_in_ep_intr(dwc_otg_core_if_t *core_if,
1267 dwc_otg_dev_if_t *dev_if = core_if->dev_if;
1268 uint32_t v, msk, emp;
1270 if (core_if->multiproc_int_enable) {
1272 DWC_READ_REG32(&dev_if->dev_global_regs->
1273 diepeachintmsk[ep->num]);
1275 DWC_READ_REG32(&dev_if->dev_global_regs->
1276 dtknqr4_fifoemptymsk);
1277 msk |= ((emp >> ep->num) & 0x1) << 7;
1278 v = DWC_READ_REG32(&dev_if->in_ep_regs[ep->num]->diepint) & msk;
1280 msk = DWC_READ_REG32(&dev_if->dev_global_regs->diepmsk);
1282 DWC_READ_REG32(&dev_if->dev_global_regs->
1283 dtknqr4_fifoemptymsk);
1284 msk |= ((emp >> ep->num) & 0x1) << 7;
1285 v = DWC_READ_REG32(&dev_if->in_ep_regs[ep->num]->diepint) & msk;
1292 * This function returns the Device OUT EP Interrupt register
1294 static inline uint32_t dwc_otg_read_dev_out_ep_intr(dwc_otg_core_if_t *
1295 _core_if, dwc_ep_t *_ep)
1297 dwc_otg_dev_if_t *dev_if = _core_if->dev_if;
1299 doepmsk_data_t msk = {.d32 = 0 };
1301 if (_core_if->multiproc_int_enable) {
1303 DWC_READ_REG32(&dev_if->dev_global_regs->
1304 doepeachintmsk[_ep->num]);
1305 if (_core_if->pti_enh_enable) {
1306 msk.b.pktdrpsts = 1;
1308 v = DWC_READ_REG32(&dev_if->out_ep_regs[_ep->num]->
1311 msk.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->doepmsk);
1312 if (_core_if->pti_enh_enable) {
1313 msk.b.pktdrpsts = 1;
1315 v = DWC_READ_REG32(&dev_if->out_ep_regs[_ep->num]->
1322 * This function returns the Host All Channel Interrupt register
1324 static inline uint32_t dwc_otg_read_host_all_channels_intr(dwc_otg_core_if_t *
1328 retval = DWC_READ_REG32(&_core_if->host_if->host_global_regs->haint);
1332 static inline uint32_t dwc_otg_read_host_channel_intr(dwc_otg_core_if_t *
1333 _core_if, dwc_hc_t *_hc)
1336 retval = DWC_READ_REG32(&_core_if->host_if->hc_regs[_hc->hc_num]->hcint);
1341 * This function returns the mode of the operation, host or device.
1343 * @return 0 - Device Mode, 1 - Host Mode
1345 static inline uint32_t dwc_otg_mode(dwc_otg_core_if_t *_core_if)
1348 retval = DWC_READ_REG32(&_core_if->core_global_regs->gintsts) & 0x1;
1355 * DWC_otg CIL callback structure. This structure allows the HCD and
1356 * PCD to register functions used for starting and stopping the PCD
1357 * and HCD for role change on for a DRD.
1359 typedef struct dwc_otg_cil_callbacks {
1360 /** Start function for role change */
1361 int (*start) (void *_p);
1362 /** Stop Function for role change */
1363 int (*stop) (void *_p);
1364 /** Disconnect Function for role change */
1365 int (*disconnect) (void *_p);
1366 /** Resume/Remote wakeup Function */
1367 int (*resume_wakeup) (void *_p);
1368 /** Suspend function */
1369 int (*suspend) (void *_p);
1370 /** Session Start (SRP) */
1371 int (*session_start) (void *_p);
1372 #ifdef CONFIG_USB_DWC_OTG_LPM
1373 /** Sleep (switch to L0 state) */
1374 int (*sleep) (void *_p);
1376 /** Pointer passed to start() and stop() */
1378 } dwc_otg_cil_callbacks_t;
1380 extern void dwc_otg_cil_register_pcd_callbacks(dwc_otg_core_if_t *_core_if,
1381 dwc_otg_cil_callbacks_t *_cb,
1383 extern void dwc_otg_cil_register_hcd_callbacks(dwc_otg_core_if_t *_core_if,
1384 dwc_otg_cil_callbacks_t *_cb,
1387 void dwc_otg_initiate_srp(void *core_if);
1389 /** Start the HCD. Helper function for using the HCD callbacks.
1391 * @param core_if Programming view of DWC_otg controller.
1393 static inline void cil_hcd_start(dwc_otg_core_if_t *core_if)
1395 if (core_if->hcd_cb && core_if->hcd_cb->start) {
1396 core_if->hcd_cb->start(core_if->hcd_cb_p);
1400 /** Stop the HCD. Helper function for using the HCD callbacks.
1402 * @param core_if Programming view of DWC_otg controller.
1404 static inline void cil_hcd_stop(dwc_otg_core_if_t *core_if)
1406 if (core_if->hcd_cb && core_if->hcd_cb->stop) {
1407 core_if->hcd_cb->stop(core_if->hcd_cb_p);
1411 /** Disconnect the HCD. Helper function for using the HCD callbacks.
1413 * @param core_if Programming view of DWC_otg controller.
1415 static inline void cil_hcd_disconnect(dwc_otg_core_if_t *core_if)
1417 if (core_if->hcd_cb && core_if->hcd_cb->disconnect) {
1418 core_if->hcd_cb->disconnect(core_if->hcd_cb_p);
1422 /** Inform the HCD the a New Session has begun. Helper function for
1423 * using the HCD callbacks.
1425 * @param core_if Programming view of DWC_otg controller.
1427 static inline void cil_hcd_session_start(dwc_otg_core_if_t *core_if)
1429 if (core_if->hcd_cb && core_if->hcd_cb->session_start) {
1430 core_if->hcd_cb->session_start(core_if->hcd_cb_p);
1434 #ifdef CONFIG_USB_DWC_OTG_LPM
1436 * Inform the HCD about LPM sleep.
1437 * Helper function for using the HCD callbacks.
1439 * @param core_if Programming view of DWC_otg controller.
1441 static inline void cil_hcd_sleep(dwc_otg_core_if_t *core_if)
1443 if (core_if->hcd_cb && core_if->hcd_cb->sleep) {
1444 core_if->hcd_cb->sleep(core_if->hcd_cb_p);
1449 /** Resume the HCD. Helper function for using the HCD callbacks.
1451 * @param core_if Programming view of DWC_otg controller.
1453 static inline void cil_hcd_resume(dwc_otg_core_if_t *core_if)
1455 if (core_if->hcd_cb && core_if->hcd_cb->resume_wakeup) {
1456 core_if->hcd_cb->resume_wakeup(core_if->hcd_cb_p);
1460 /** Start the PCD. Helper function for using the PCD callbacks.
1462 * @param core_if Programming view of DWC_otg controller.
1464 static inline void cil_pcd_start(dwc_otg_core_if_t *core_if)
1466 if (core_if->pcd_cb && core_if->pcd_cb->start) {
1467 core_if->pcd_cb->start(core_if->pcd_cb->p);
1471 /** Stop the PCD. Helper function for using the PCD callbacks.
1473 * @param core_if Programming view of DWC_otg controller.
1475 static inline void cil_pcd_stop(dwc_otg_core_if_t *core_if)
1477 if (core_if->pcd_cb && core_if->pcd_cb->stop) {
1478 core_if->pcd_cb->stop(core_if->pcd_cb->p);
1482 /** Suspend the PCD. Helper function for using the PCD callbacks.
1484 * @param core_if Programming view of DWC_otg controller.
1486 static inline void cil_pcd_suspend(dwc_otg_core_if_t *core_if)
1488 if (core_if->pcd_cb && core_if->pcd_cb->suspend) {
1489 core_if->pcd_cb->suspend(core_if->pcd_cb->p);
1493 /** Resume the PCD. Helper function for using the PCD callbacks.
1495 * @param core_if Programming view of DWC_otg controller.
1497 static inline void cil_pcd_resume(dwc_otg_core_if_t *core_if)
1499 if (core_if->pcd_cb && core_if->pcd_cb->resume_wakeup) {
1500 core_if->pcd_cb->resume_wakeup(core_if->pcd_cb->p);
1504 void dwc_otg_set_force_mode(dwc_otg_core_if_t *core_if, int mode);