2 * Copyright (C) 2009 Samsung Electronics Ltd.
3 * Jaswinder Singh <jassi.brar@samsung.com>
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation; either version 2 of the License, or
8 * (at your option) any later version.
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
20 #include <linux/init.h>
21 #include <linux/module.h>
22 #include <linux/workqueue.h>
23 #include <linux/interrupt.h>
24 #include <linux/delay.h>
25 #include <linux/clk.h>
26 #include <linux/dma-mapping.h>
27 #include <linux/dmaengine.h>
28 #include <linux/platform_device.h>
29 #include <linux/pm_runtime.h>
30 #include <linux/spi/spi.h>
31 #include <linux/gpio.h>
33 #include <linux/of_gpio.h>
35 #include <linux/platform_data/spi-s3c64xx.h>
41 #define MAX_SPI_PORTS 3
42 #define S3C64XX_SPI_QUIRK_POLL (1 << 0)
44 /* Registers and bit-fields */
46 #define S3C64XX_SPI_CH_CFG 0x00
47 #define S3C64XX_SPI_CLK_CFG 0x04
48 #define S3C64XX_SPI_MODE_CFG 0x08
49 #define S3C64XX_SPI_SLAVE_SEL 0x0C
50 #define S3C64XX_SPI_INT_EN 0x10
51 #define S3C64XX_SPI_STATUS 0x14
52 #define S3C64XX_SPI_TX_DATA 0x18
53 #define S3C64XX_SPI_RX_DATA 0x1C
54 #define S3C64XX_SPI_PACKET_CNT 0x20
55 #define S3C64XX_SPI_PENDING_CLR 0x24
56 #define S3C64XX_SPI_SWAP_CFG 0x28
57 #define S3C64XX_SPI_FB_CLK 0x2C
59 #define S3C64XX_SPI_CH_HS_EN (1<<6) /* High Speed Enable */
60 #define S3C64XX_SPI_CH_SW_RST (1<<5)
61 #define S3C64XX_SPI_CH_SLAVE (1<<4)
62 #define S3C64XX_SPI_CPOL_L (1<<3)
63 #define S3C64XX_SPI_CPHA_B (1<<2)
64 #define S3C64XX_SPI_CH_RXCH_ON (1<<1)
65 #define S3C64XX_SPI_CH_TXCH_ON (1<<0)
67 #define S3C64XX_SPI_CLKSEL_SRCMSK (3<<9)
68 #define S3C64XX_SPI_CLKSEL_SRCSHFT 9
69 #define S3C64XX_SPI_ENCLK_ENABLE (1<<8)
70 #define S3C64XX_SPI_PSR_MASK 0xff
72 #define S3C64XX_SPI_MODE_CH_TSZ_BYTE (0<<29)
73 #define S3C64XX_SPI_MODE_CH_TSZ_HALFWORD (1<<29)
74 #define S3C64XX_SPI_MODE_CH_TSZ_WORD (2<<29)
75 #define S3C64XX_SPI_MODE_CH_TSZ_MASK (3<<29)
76 #define S3C64XX_SPI_MODE_BUS_TSZ_BYTE (0<<17)
77 #define S3C64XX_SPI_MODE_BUS_TSZ_HALFWORD (1<<17)
78 #define S3C64XX_SPI_MODE_BUS_TSZ_WORD (2<<17)
79 #define S3C64XX_SPI_MODE_BUS_TSZ_MASK (3<<17)
80 #define S3C64XX_SPI_MODE_RXDMA_ON (1<<2)
81 #define S3C64XX_SPI_MODE_TXDMA_ON (1<<1)
82 #define S3C64XX_SPI_MODE_4BURST (1<<0)
84 #define S3C64XX_SPI_SLAVE_AUTO (1<<1)
85 #define S3C64XX_SPI_SLAVE_SIG_INACT (1<<0)
87 #define S3C64XX_SPI_INT_TRAILING_EN (1<<6)
88 #define S3C64XX_SPI_INT_RX_OVERRUN_EN (1<<5)
89 #define S3C64XX_SPI_INT_RX_UNDERRUN_EN (1<<4)
90 #define S3C64XX_SPI_INT_TX_OVERRUN_EN (1<<3)
91 #define S3C64XX_SPI_INT_TX_UNDERRUN_EN (1<<2)
92 #define S3C64XX_SPI_INT_RX_FIFORDY_EN (1<<1)
93 #define S3C64XX_SPI_INT_TX_FIFORDY_EN (1<<0)
95 #define S3C64XX_SPI_ST_RX_OVERRUN_ERR (1<<5)
96 #define S3C64XX_SPI_ST_RX_UNDERRUN_ERR (1<<4)
97 #define S3C64XX_SPI_ST_TX_OVERRUN_ERR (1<<3)
98 #define S3C64XX_SPI_ST_TX_UNDERRUN_ERR (1<<2)
99 #define S3C64XX_SPI_ST_RX_FIFORDY (1<<1)
100 #define S3C64XX_SPI_ST_TX_FIFORDY (1<<0)
102 #define S3C64XX_SPI_PACKET_CNT_EN (1<<16)
104 #define S3C64XX_SPI_PND_TX_UNDERRUN_CLR (1<<4)
105 #define S3C64XX_SPI_PND_TX_OVERRUN_CLR (1<<3)
106 #define S3C64XX_SPI_PND_RX_UNDERRUN_CLR (1<<2)
107 #define S3C64XX_SPI_PND_RX_OVERRUN_CLR (1<<1)
108 #define S3C64XX_SPI_PND_TRAILING_CLR (1<<0)
110 #define S3C64XX_SPI_SWAP_RX_HALF_WORD (1<<7)
111 #define S3C64XX_SPI_SWAP_RX_BYTE (1<<6)
112 #define S3C64XX_SPI_SWAP_RX_BIT (1<<5)
113 #define S3C64XX_SPI_SWAP_RX_EN (1<<4)
114 #define S3C64XX_SPI_SWAP_TX_HALF_WORD (1<<3)
115 #define S3C64XX_SPI_SWAP_TX_BYTE (1<<2)
116 #define S3C64XX_SPI_SWAP_TX_BIT (1<<1)
117 #define S3C64XX_SPI_SWAP_TX_EN (1<<0)
119 #define S3C64XX_SPI_FBCLK_MSK (3<<0)
121 #define FIFO_LVL_MASK(i) ((i)->port_conf->fifo_lvl_mask[i->port_id])
122 #define S3C64XX_SPI_ST_TX_DONE(v, i) (((v) & \
123 (1 << (i)->port_conf->tx_st_done)) ? 1 : 0)
124 #define TX_FIFO_LVL(v, i) (((v) >> 6) & FIFO_LVL_MASK(i))
125 #define RX_FIFO_LVL(v, i) (((v) >> (i)->port_conf->rx_lvl_offset) & \
128 #define S3C64XX_SPI_MAX_TRAILCNT 0x3ff
129 #define S3C64XX_SPI_TRAILCNT_OFF 19
131 #define S3C64XX_SPI_TRAILCNT S3C64XX_SPI_MAX_TRAILCNT
133 #define msecs_to_loops(t) (loops_per_jiffy / 1000 * HZ * t)
134 #define is_polling(x) (x->port_conf->quirks & S3C64XX_SPI_QUIRK_POLL)
136 #define RXBUSY (1<<2)
137 #define TXBUSY (1<<3)
139 struct s3c64xx_spi_dma_data {
141 enum dma_transfer_direction direction;
146 * struct s3c64xx_spi_info - SPI Controller hardware info
147 * @fifo_lvl_mask: Bit-mask for {TX|RX}_FIFO_LVL bits in SPI_STATUS register.
148 * @rx_lvl_offset: Bit offset of RX_FIFO_LVL bits in SPI_STATUS regiter.
149 * @tx_st_done: Bit offset of TX_DONE bit in SPI_STATUS regiter.
150 * @high_speed: True, if the controller supports HIGH_SPEED_EN bit.
151 * @clk_from_cmu: True, if the controller does not include a clock mux and
154 * The Samsung s3c64xx SPI controller are used on various Samsung SoC's but
155 * differ in some aspects such as the size of the fifo and spi bus clock
156 * setup. Such differences are specified to the driver using this structure
157 * which is provided as driver data to the driver.
159 struct s3c64xx_spi_port_config {
160 int fifo_lvl_mask[MAX_SPI_PORTS];
169 * struct s3c64xx_spi_driver_data - Runtime info holder for SPI driver.
170 * @clk: Pointer to the spi clock.
171 * @src_clk: Pointer to the clock used to generate SPI signals.
172 * @master: Pointer to the SPI Protocol master.
173 * @cntrlr_info: Platform specific data for the controller this driver manages.
174 * @tgl_spi: Pointer to the last CS left untoggled by the cs_change hint.
175 * @queue: To log SPI xfer requests.
176 * @lock: Controller specific lock.
177 * @state: Set of FLAGS to indicate status.
178 * @rx_dmach: Controller's DMA channel for Rx.
179 * @tx_dmach: Controller's DMA channel for Tx.
180 * @sfr_start: BUS address of SPI controller regs.
181 * @regs: Pointer to ioremap'ed controller registers.
183 * @xfer_completion: To indicate completion of xfer task.
184 * @cur_mode: Stores the active configuration of the controller.
185 * @cur_bpw: Stores the active bits per word settings.
186 * @cur_speed: Stores the active xfer clock speed.
188 struct s3c64xx_spi_driver_data {
192 struct platform_device *pdev;
193 struct spi_master *master;
194 struct s3c64xx_spi_info *cntrlr_info;
195 struct spi_device *tgl_spi;
196 struct list_head queue;
198 unsigned long sfr_start;
199 struct completion xfer_completion;
201 unsigned cur_mode, cur_bpw;
203 struct s3c64xx_spi_dma_data rx_dma;
204 struct s3c64xx_spi_dma_data tx_dma;
205 #ifdef CONFIG_S3C_DMA
206 struct samsung_dma_ops *ops;
208 struct s3c64xx_spi_port_config *port_conf;
209 unsigned int port_id;
210 unsigned long gpios[4];
214 static void flush_fifo(struct s3c64xx_spi_driver_data *sdd)
216 void __iomem *regs = sdd->regs;
220 writel(0, regs + S3C64XX_SPI_PACKET_CNT);
222 val = readl(regs + S3C64XX_SPI_CH_CFG);
223 val &= ~(S3C64XX_SPI_CH_RXCH_ON | S3C64XX_SPI_CH_TXCH_ON);
224 writel(val, regs + S3C64XX_SPI_CH_CFG);
226 val = readl(regs + S3C64XX_SPI_CH_CFG);
227 val |= S3C64XX_SPI_CH_SW_RST;
228 val &= ~S3C64XX_SPI_CH_HS_EN;
229 writel(val, regs + S3C64XX_SPI_CH_CFG);
232 loops = msecs_to_loops(1);
234 val = readl(regs + S3C64XX_SPI_STATUS);
235 } while (TX_FIFO_LVL(val, sdd) && loops--);
238 dev_warn(&sdd->pdev->dev, "Timed out flushing TX FIFO\n");
241 loops = msecs_to_loops(1);
243 val = readl(regs + S3C64XX_SPI_STATUS);
244 if (RX_FIFO_LVL(val, sdd))
245 readl(regs + S3C64XX_SPI_RX_DATA);
251 dev_warn(&sdd->pdev->dev, "Timed out flushing RX FIFO\n");
253 val = readl(regs + S3C64XX_SPI_CH_CFG);
254 val &= ~S3C64XX_SPI_CH_SW_RST;
255 writel(val, regs + S3C64XX_SPI_CH_CFG);
257 val = readl(regs + S3C64XX_SPI_MODE_CFG);
258 val &= ~(S3C64XX_SPI_MODE_TXDMA_ON | S3C64XX_SPI_MODE_RXDMA_ON);
259 writel(val, regs + S3C64XX_SPI_MODE_CFG);
262 static void s3c64xx_spi_dmacb(void *data)
264 struct s3c64xx_spi_driver_data *sdd;
265 struct s3c64xx_spi_dma_data *dma = data;
268 if (dma->direction == DMA_DEV_TO_MEM)
269 sdd = container_of(data,
270 struct s3c64xx_spi_driver_data, rx_dma);
272 sdd = container_of(data,
273 struct s3c64xx_spi_driver_data, tx_dma);
275 spin_lock_irqsave(&sdd->lock, flags);
277 if (dma->direction == DMA_DEV_TO_MEM) {
278 sdd->state &= ~RXBUSY;
279 if (!(sdd->state & TXBUSY))
280 complete(&sdd->xfer_completion);
282 sdd->state &= ~TXBUSY;
283 if (!(sdd->state & RXBUSY))
284 complete(&sdd->xfer_completion);
287 spin_unlock_irqrestore(&sdd->lock, flags);
290 #ifdef CONFIG_S3C_DMA
291 /* FIXME: remove this section once arch/arm/mach-s3c64xx uses dmaengine */
293 static struct s3c2410_dma_client s3c64xx_spi_dma_client = {
294 .name = "samsung-spi-dma",
297 static void prepare_dma(struct s3c64xx_spi_dma_data *dma,
298 unsigned len, dma_addr_t buf)
300 struct s3c64xx_spi_driver_data *sdd;
301 struct samsung_dma_prep info;
302 struct samsung_dma_config config;
304 if (dma->direction == DMA_DEV_TO_MEM) {
305 sdd = container_of((void *)dma,
306 struct s3c64xx_spi_driver_data, rx_dma);
307 config.direction = sdd->rx_dma.direction;
308 config.fifo = sdd->sfr_start + S3C64XX_SPI_RX_DATA;
309 config.width = sdd->cur_bpw / 8;
310 sdd->ops->config((enum dma_ch)sdd->rx_dma.ch, &config);
312 sdd = container_of((void *)dma,
313 struct s3c64xx_spi_driver_data, tx_dma);
314 config.direction = sdd->tx_dma.direction;
315 config.fifo = sdd->sfr_start + S3C64XX_SPI_TX_DATA;
316 config.width = sdd->cur_bpw / 8;
317 sdd->ops->config((enum dma_ch)sdd->tx_dma.ch, &config);
320 info.cap = DMA_SLAVE;
322 info.fp = s3c64xx_spi_dmacb;
324 info.direction = dma->direction;
327 sdd->ops->prepare((enum dma_ch)dma->ch, &info);
328 sdd->ops->trigger((enum dma_ch)dma->ch);
331 static int acquire_dma(struct s3c64xx_spi_driver_data *sdd)
333 struct samsung_dma_req req;
334 struct device *dev = &sdd->pdev->dev;
336 sdd->ops = samsung_dma_get_ops();
339 req.client = &s3c64xx_spi_dma_client;
341 sdd->rx_dma.ch = (void *)sdd->ops->request(sdd->rx_dma.dmach, &req, dev, "rx");
342 sdd->tx_dma.ch = (void *)sdd->ops->request(sdd->tx_dma.dmach, &req, dev, "tx");
347 static int s3c64xx_spi_prepare_transfer(struct spi_master *spi)
349 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(spi);
352 * If DMA resource was not available during
353 * probe, no need to continue with dma requests
354 * else Acquire DMA channels
356 while (!is_polling(sdd) && !acquire_dma(sdd))
357 usleep_range(10000, 11000);
359 pm_runtime_get_sync(&sdd->pdev->dev);
364 static int s3c64xx_spi_unprepare_transfer(struct spi_master *spi)
366 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(spi);
368 /* Free DMA channels */
369 if (!is_polling(sdd)) {
370 sdd->ops->release((enum dma_ch)sdd->rx_dma.ch,
371 &s3c64xx_spi_dma_client);
372 sdd->ops->release((enum dma_ch)sdd->tx_dma.ch,
373 &s3c64xx_spi_dma_client);
375 pm_runtime_put(&sdd->pdev->dev);
380 static void s3c64xx_spi_dma_stop(struct s3c64xx_spi_driver_data *sdd,
381 struct s3c64xx_spi_dma_data *dma)
383 sdd->ops->stop((enum dma_ch)dma->ch);
387 static void prepare_dma(struct s3c64xx_spi_dma_data *dma,
388 unsigned len, dma_addr_t buf)
390 struct s3c64xx_spi_driver_data *sdd;
391 struct dma_slave_config config;
392 struct scatterlist sg;
393 struct dma_async_tx_descriptor *desc;
395 if (dma->direction == DMA_DEV_TO_MEM) {
396 sdd = container_of((void *)dma,
397 struct s3c64xx_spi_driver_data, rx_dma);
398 config.direction = dma->direction;
399 config.src_addr = sdd->sfr_start + S3C64XX_SPI_RX_DATA;
400 config.src_addr_width = sdd->cur_bpw / 8;
401 config.src_maxburst = 1;
402 dmaengine_slave_config(dma->ch, &config);
404 sdd = container_of((void *)dma,
405 struct s3c64xx_spi_driver_data, tx_dma);
406 config.direction = dma->direction;
407 config.dst_addr = sdd->sfr_start + S3C64XX_SPI_TX_DATA;
408 config.dst_addr_width = sdd->cur_bpw / 8;
409 config.dst_maxburst = 1;
410 dmaengine_slave_config(dma->ch, &config);
413 sg_init_table(&sg, 1);
414 sg_dma_len(&sg) = len;
415 sg_set_page(&sg, pfn_to_page(PFN_DOWN(buf)),
416 len, offset_in_page(buf));
417 sg_dma_address(&sg) = buf;
419 desc = dmaengine_prep_slave_sg(dma->ch,
420 &sg, 1, dma->direction, DMA_PREP_INTERRUPT);
422 desc->callback = s3c64xx_spi_dmacb;
423 desc->callback_param = dma;
425 dmaengine_submit(desc);
426 dma_async_issue_pending(dma->ch);
429 static int s3c64xx_spi_prepare_transfer(struct spi_master *spi)
431 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(spi);
432 dma_filter_fn filter = sdd->cntrlr_info->filter;
433 struct device *dev = &sdd->pdev->dev;
438 dma_cap_set(DMA_SLAVE, mask);
440 /* Acquire DMA channels */
441 sdd->rx_dma.ch = dma_request_slave_channel_compat(mask, filter,
442 (void*)sdd->rx_dma.dmach, dev, "rx");
443 if (!sdd->rx_dma.ch) {
444 dev_err(dev, "Failed to get RX DMA channel\n");
449 sdd->tx_dma.ch = dma_request_slave_channel_compat(mask, filter,
450 (void*)sdd->tx_dma.dmach, dev, "tx");
451 if (!sdd->tx_dma.ch) {
452 dev_err(dev, "Failed to get TX DMA channel\n");
457 ret = pm_runtime_get_sync(&sdd->pdev->dev);
459 dev_err(dev, "Failed to enable device: %d\n", ret);
466 dma_release_channel(sdd->tx_dma.ch);
468 dma_release_channel(sdd->rx_dma.ch);
473 static int s3c64xx_spi_unprepare_transfer(struct spi_master *spi)
475 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(spi);
477 /* Free DMA channels */
478 if (!is_polling(sdd)) {
479 dma_release_channel(sdd->rx_dma.ch);
480 dma_release_channel(sdd->tx_dma.ch);
483 pm_runtime_put(&sdd->pdev->dev);
487 static void s3c64xx_spi_dma_stop(struct s3c64xx_spi_driver_data *sdd,
488 struct s3c64xx_spi_dma_data *dma)
490 dmaengine_terminate_all(dma->ch);
494 static void enable_datapath(struct s3c64xx_spi_driver_data *sdd,
495 struct spi_device *spi,
496 struct spi_transfer *xfer, int dma_mode)
498 void __iomem *regs = sdd->regs;
501 modecfg = readl(regs + S3C64XX_SPI_MODE_CFG);
502 modecfg &= ~(S3C64XX_SPI_MODE_TXDMA_ON | S3C64XX_SPI_MODE_RXDMA_ON);
504 chcfg = readl(regs + S3C64XX_SPI_CH_CFG);
505 chcfg &= ~S3C64XX_SPI_CH_TXCH_ON;
508 chcfg &= ~S3C64XX_SPI_CH_RXCH_ON;
510 /* Always shift in data in FIFO, even if xfer is Tx only,
511 * this helps setting PCKT_CNT value for generating clocks
514 chcfg |= S3C64XX_SPI_CH_RXCH_ON;
515 writel(((xfer->len * 8 / sdd->cur_bpw) & 0xffff)
516 | S3C64XX_SPI_PACKET_CNT_EN,
517 regs + S3C64XX_SPI_PACKET_CNT);
520 if (xfer->tx_buf != NULL) {
521 sdd->state |= TXBUSY;
522 chcfg |= S3C64XX_SPI_CH_TXCH_ON;
524 modecfg |= S3C64XX_SPI_MODE_TXDMA_ON;
525 prepare_dma(&sdd->tx_dma, xfer->len, xfer->tx_dma);
527 switch (sdd->cur_bpw) {
529 iowrite32_rep(regs + S3C64XX_SPI_TX_DATA,
530 xfer->tx_buf, xfer->len / 4);
533 iowrite16_rep(regs + S3C64XX_SPI_TX_DATA,
534 xfer->tx_buf, xfer->len / 2);
537 iowrite8_rep(regs + S3C64XX_SPI_TX_DATA,
538 xfer->tx_buf, xfer->len);
544 if (xfer->rx_buf != NULL) {
545 sdd->state |= RXBUSY;
547 if (sdd->port_conf->high_speed && sdd->cur_speed >= 30000000UL
548 && !(sdd->cur_mode & SPI_CPHA))
549 chcfg |= S3C64XX_SPI_CH_HS_EN;
552 modecfg |= S3C64XX_SPI_MODE_RXDMA_ON;
553 chcfg |= S3C64XX_SPI_CH_RXCH_ON;
554 writel(((xfer->len * 8 / sdd->cur_bpw) & 0xffff)
555 | S3C64XX_SPI_PACKET_CNT_EN,
556 regs + S3C64XX_SPI_PACKET_CNT);
557 prepare_dma(&sdd->rx_dma, xfer->len, xfer->rx_dma);
561 writel(modecfg, regs + S3C64XX_SPI_MODE_CFG);
562 writel(chcfg, regs + S3C64XX_SPI_CH_CFG);
565 static inline void enable_cs(struct s3c64xx_spi_driver_data *sdd,
566 struct spi_device *spi)
568 struct s3c64xx_spi_csinfo *cs;
570 if (sdd->tgl_spi != NULL) { /* If last device toggled after mssg */
571 if (sdd->tgl_spi != spi) { /* if last mssg on diff device */
572 /* Deselect the last toggled device */
573 cs = sdd->tgl_spi->controller_data;
575 gpio_set_value(cs->line,
576 spi->mode & SPI_CS_HIGH ? 0 : 1);
581 cs = spi->controller_data;
583 gpio_set_value(cs->line, spi->mode & SPI_CS_HIGH ? 1 : 0);
585 /* Start the signals */
586 writel(0, sdd->regs + S3C64XX_SPI_SLAVE_SEL);
589 static u32 s3c64xx_spi_wait_for_timeout(struct s3c64xx_spi_driver_data *sdd,
592 void __iomem *regs = sdd->regs;
593 unsigned long val = 1;
596 /* max fifo depth available */
597 u32 max_fifo = (FIFO_LVL_MASK(sdd) >> 1) + 1;
600 val = msecs_to_loops(timeout_ms);
603 status = readl(regs + S3C64XX_SPI_STATUS);
604 } while (RX_FIFO_LVL(status, sdd) < max_fifo && --val);
606 /* return the actual received data length */
607 return RX_FIFO_LVL(status, sdd);
610 static int wait_for_xfer(struct s3c64xx_spi_driver_data *sdd,
611 struct spi_transfer *xfer, int dma_mode)
613 void __iomem *regs = sdd->regs;
617 /* millisecs to xfer 'len' bytes @ 'cur_speed' */
618 ms = xfer->len * 8 * 1000 / sdd->cur_speed;
619 ms += 10; /* some tolerance */
622 val = msecs_to_jiffies(ms) + 10;
623 val = wait_for_completion_timeout(&sdd->xfer_completion, val);
626 val = msecs_to_loops(ms);
628 status = readl(regs + S3C64XX_SPI_STATUS);
629 } while (RX_FIFO_LVL(status, sdd) < xfer->len && --val);
636 * If the previous xfer was completed within timeout, then
637 * proceed further else return -EIO.
638 * DmaTx returns after simply writing data in the FIFO,
639 * w/o waiting for real transmission on the bus to finish.
640 * DmaRx returns only after Dma read data from FIFO which
641 * needs bus transmission to finish, so we don't worry if
642 * Xfer involved Rx(with or without Tx).
644 if (val && !xfer->rx_buf) {
645 val = msecs_to_loops(10);
646 status = readl(regs + S3C64XX_SPI_STATUS);
647 while ((TX_FIFO_LVL(status, sdd)
648 || !S3C64XX_SPI_ST_TX_DONE(status, sdd))
651 status = readl(regs + S3C64XX_SPI_STATUS);
656 /* If timed out while checking rx/tx status return error */
664 /* If it was only Tx */
666 sdd->state &= ~TXBUSY;
671 * If the receive length is bigger than the controller fifo
672 * size, calculate the loops and read the fifo as many times.
673 * loops = length / max fifo size (calculated by using the
675 * For any size less than the fifo size the below code is
676 * executed atleast once.
678 loops = xfer->len / ((FIFO_LVL_MASK(sdd) >> 1) + 1);
681 /* wait for data to be received in the fifo */
682 cpy_len = s3c64xx_spi_wait_for_timeout(sdd,
685 switch (sdd->cur_bpw) {
687 ioread32_rep(regs + S3C64XX_SPI_RX_DATA,
691 ioread16_rep(regs + S3C64XX_SPI_RX_DATA,
695 ioread8_rep(regs + S3C64XX_SPI_RX_DATA,
702 sdd->state &= ~RXBUSY;
708 static inline void disable_cs(struct s3c64xx_spi_driver_data *sdd,
709 struct spi_device *spi)
711 struct s3c64xx_spi_csinfo *cs = spi->controller_data;
713 if (sdd->tgl_spi == spi)
717 gpio_set_value(cs->line, spi->mode & SPI_CS_HIGH ? 0 : 1);
719 /* Quiese the signals */
720 writel(S3C64XX_SPI_SLAVE_SIG_INACT, sdd->regs + S3C64XX_SPI_SLAVE_SEL);
723 static void s3c64xx_spi_config(struct s3c64xx_spi_driver_data *sdd)
725 void __iomem *regs = sdd->regs;
729 if (sdd->port_conf->clk_from_cmu) {
730 clk_disable_unprepare(sdd->src_clk);
732 val = readl(regs + S3C64XX_SPI_CLK_CFG);
733 val &= ~S3C64XX_SPI_ENCLK_ENABLE;
734 writel(val, regs + S3C64XX_SPI_CLK_CFG);
737 /* Set Polarity and Phase */
738 val = readl(regs + S3C64XX_SPI_CH_CFG);
739 val &= ~(S3C64XX_SPI_CH_SLAVE |
743 if (sdd->cur_mode & SPI_CPOL)
744 val |= S3C64XX_SPI_CPOL_L;
746 if (sdd->cur_mode & SPI_CPHA)
747 val |= S3C64XX_SPI_CPHA_B;
749 writel(val, regs + S3C64XX_SPI_CH_CFG);
751 /* Set Channel & DMA Mode */
752 val = readl(regs + S3C64XX_SPI_MODE_CFG);
753 val &= ~(S3C64XX_SPI_MODE_BUS_TSZ_MASK
754 | S3C64XX_SPI_MODE_CH_TSZ_MASK);
756 switch (sdd->cur_bpw) {
758 val |= S3C64XX_SPI_MODE_BUS_TSZ_WORD;
759 val |= S3C64XX_SPI_MODE_CH_TSZ_WORD;
762 val |= S3C64XX_SPI_MODE_BUS_TSZ_HALFWORD;
763 val |= S3C64XX_SPI_MODE_CH_TSZ_HALFWORD;
766 val |= S3C64XX_SPI_MODE_BUS_TSZ_BYTE;
767 val |= S3C64XX_SPI_MODE_CH_TSZ_BYTE;
771 writel(val, regs + S3C64XX_SPI_MODE_CFG);
773 if (sdd->port_conf->clk_from_cmu) {
774 /* Configure Clock */
775 /* There is half-multiplier before the SPI */
776 clk_set_rate(sdd->src_clk, sdd->cur_speed * 2);
778 clk_prepare_enable(sdd->src_clk);
780 /* Configure Clock */
781 val = readl(regs + S3C64XX_SPI_CLK_CFG);
782 val &= ~S3C64XX_SPI_PSR_MASK;
783 val |= ((clk_get_rate(sdd->src_clk) / sdd->cur_speed / 2 - 1)
784 & S3C64XX_SPI_PSR_MASK);
785 writel(val, regs + S3C64XX_SPI_CLK_CFG);
788 val = readl(regs + S3C64XX_SPI_CLK_CFG);
789 val |= S3C64XX_SPI_ENCLK_ENABLE;
790 writel(val, regs + S3C64XX_SPI_CLK_CFG);
794 #define XFER_DMAADDR_INVALID DMA_BIT_MASK(32)
796 static int s3c64xx_spi_map_mssg(struct s3c64xx_spi_driver_data *sdd,
797 struct spi_message *msg)
799 struct device *dev = &sdd->pdev->dev;
800 struct spi_transfer *xfer;
802 if (is_polling(sdd) || msg->is_dma_mapped)
805 /* First mark all xfer unmapped */
806 list_for_each_entry(xfer, &msg->transfers, transfer_list) {
807 xfer->rx_dma = XFER_DMAADDR_INVALID;
808 xfer->tx_dma = XFER_DMAADDR_INVALID;
811 /* Map until end or first fail */
812 list_for_each_entry(xfer, &msg->transfers, transfer_list) {
814 if (xfer->len <= ((FIFO_LVL_MASK(sdd) >> 1) + 1))
817 if (xfer->tx_buf != NULL) {
818 xfer->tx_dma = dma_map_single(dev,
819 (void *)xfer->tx_buf, xfer->len,
821 if (dma_mapping_error(dev, xfer->tx_dma)) {
822 dev_err(dev, "dma_map_single Tx failed\n");
823 xfer->tx_dma = XFER_DMAADDR_INVALID;
828 if (xfer->rx_buf != NULL) {
829 xfer->rx_dma = dma_map_single(dev, xfer->rx_buf,
830 xfer->len, DMA_FROM_DEVICE);
831 if (dma_mapping_error(dev, xfer->rx_dma)) {
832 dev_err(dev, "dma_map_single Rx failed\n");
833 dma_unmap_single(dev, xfer->tx_dma,
834 xfer->len, DMA_TO_DEVICE);
835 xfer->tx_dma = XFER_DMAADDR_INVALID;
836 xfer->rx_dma = XFER_DMAADDR_INVALID;
845 static void s3c64xx_spi_unmap_mssg(struct s3c64xx_spi_driver_data *sdd,
846 struct spi_message *msg)
848 struct device *dev = &sdd->pdev->dev;
849 struct spi_transfer *xfer;
851 if (is_polling(sdd) || msg->is_dma_mapped)
854 list_for_each_entry(xfer, &msg->transfers, transfer_list) {
856 if (xfer->len <= ((FIFO_LVL_MASK(sdd) >> 1) + 1))
859 if (xfer->rx_buf != NULL
860 && xfer->rx_dma != XFER_DMAADDR_INVALID)
861 dma_unmap_single(dev, xfer->rx_dma,
862 xfer->len, DMA_FROM_DEVICE);
864 if (xfer->tx_buf != NULL
865 && xfer->tx_dma != XFER_DMAADDR_INVALID)
866 dma_unmap_single(dev, xfer->tx_dma,
867 xfer->len, DMA_TO_DEVICE);
871 static int s3c64xx_spi_transfer_one_message(struct spi_master *master,
872 struct spi_message *msg)
874 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master);
875 struct spi_device *spi = msg->spi;
876 struct s3c64xx_spi_csinfo *cs = spi->controller_data;
877 struct spi_transfer *xfer;
878 int status = 0, cs_toggle = 0;
882 /* If Master's(controller) state differs from that needed by Slave */
883 if (sdd->cur_speed != spi->max_speed_hz
884 || sdd->cur_mode != spi->mode
885 || sdd->cur_bpw != spi->bits_per_word) {
886 sdd->cur_bpw = spi->bits_per_word;
887 sdd->cur_speed = spi->max_speed_hz;
888 sdd->cur_mode = spi->mode;
889 s3c64xx_spi_config(sdd);
892 /* Map all the transfers if needed */
893 if (s3c64xx_spi_map_mssg(sdd, msg)) {
895 "Xfer: Unable to map message buffers!\n");
900 /* Configure feedback delay */
901 writel(cs->fb_delay & 0x3, sdd->regs + S3C64XX_SPI_FB_CLK);
903 list_for_each_entry(xfer, &msg->transfers, transfer_list) {
908 INIT_COMPLETION(sdd->xfer_completion);
910 /* Only BPW and Speed may change across transfers */
911 bpw = xfer->bits_per_word;
912 speed = xfer->speed_hz ? : spi->max_speed_hz;
914 if (xfer->len % (bpw / 8)) {
916 "Xfer length(%u) not a multiple of word size(%u)\n",
922 if (bpw != sdd->cur_bpw || speed != sdd->cur_speed) {
924 sdd->cur_speed = speed;
925 s3c64xx_spi_config(sdd);
928 /* Polling method for xfers not bigger than FIFO capacity */
930 if (!is_polling(sdd) &&
931 (sdd->rx_dma.ch && sdd->tx_dma.ch &&
932 (xfer->len > ((FIFO_LVL_MASK(sdd) >> 1) + 1))))
935 spin_lock_irqsave(&sdd->lock, flags);
937 /* Pending only which is to be done */
938 sdd->state &= ~RXBUSY;
939 sdd->state &= ~TXBUSY;
941 enable_datapath(sdd, spi, xfer, use_dma);
946 spin_unlock_irqrestore(&sdd->lock, flags);
948 status = wait_for_xfer(sdd, xfer, use_dma);
951 dev_err(&spi->dev, "I/O Error: rx-%d tx-%d res:rx-%c tx-%c len-%d\n",
952 xfer->rx_buf ? 1 : 0, xfer->tx_buf ? 1 : 0,
953 (sdd->state & RXBUSY) ? 'f' : 'p',
954 (sdd->state & TXBUSY) ? 'f' : 'p',
958 if (xfer->tx_buf != NULL
959 && (sdd->state & TXBUSY))
960 s3c64xx_spi_dma_stop(sdd, &sdd->tx_dma);
961 if (xfer->rx_buf != NULL
962 && (sdd->state & RXBUSY))
963 s3c64xx_spi_dma_stop(sdd, &sdd->rx_dma);
969 if (xfer->delay_usecs)
970 udelay(xfer->delay_usecs);
972 if (xfer->cs_change) {
973 /* Hint that the next mssg is gonna be
974 for the same device */
975 if (list_is_last(&xfer->transfer_list,
980 msg->actual_length += xfer->len;
986 if (!cs_toggle || status)
987 disable_cs(sdd, spi);
991 s3c64xx_spi_unmap_mssg(sdd, msg);
993 msg->status = status;
995 spi_finalize_current_message(master);
1000 static struct s3c64xx_spi_csinfo *s3c64xx_get_slave_ctrldata(
1001 struct spi_device *spi)
1003 struct s3c64xx_spi_csinfo *cs;
1004 struct device_node *slave_np, *data_np = NULL;
1005 struct s3c64xx_spi_driver_data *sdd;
1008 sdd = spi_master_get_devdata(spi->master);
1009 slave_np = spi->dev.of_node;
1011 dev_err(&spi->dev, "device node not found\n");
1012 return ERR_PTR(-EINVAL);
1015 data_np = of_get_child_by_name(slave_np, "controller-data");
1017 dev_err(&spi->dev, "child node 'controller-data' not found\n");
1018 return ERR_PTR(-EINVAL);
1021 cs = kzalloc(sizeof(*cs), GFP_KERNEL);
1023 dev_err(&spi->dev, "could not allocate memory for controller data\n");
1024 of_node_put(data_np);
1025 return ERR_PTR(-ENOMEM);
1028 /* The CS line is asserted/deasserted by the gpio pin */
1030 cs->line = of_get_named_gpio(data_np, "cs-gpio", 0);
1032 if (!gpio_is_valid(cs->line)) {
1033 dev_err(&spi->dev, "chip select gpio is not specified or invalid\n");
1035 of_node_put(data_np);
1036 return ERR_PTR(-EINVAL);
1039 of_property_read_u32(data_np, "samsung,spi-feedback-delay", &fb_delay);
1040 cs->fb_delay = fb_delay;
1041 of_node_put(data_np);
1046 * Here we only check the validity of requested configuration
1047 * and save the configuration in a local data-structure.
1048 * The controller is actually configured only just before we
1049 * get a message to transfer.
1051 static int s3c64xx_spi_setup(struct spi_device *spi)
1053 struct s3c64xx_spi_csinfo *cs = spi->controller_data;
1054 struct s3c64xx_spi_driver_data *sdd;
1055 struct s3c64xx_spi_info *sci;
1056 struct spi_message *msg;
1057 unsigned long flags;
1060 sdd = spi_master_get_devdata(spi->master);
1061 if (!cs && spi->dev.of_node) {
1062 cs = s3c64xx_get_slave_ctrldata(spi);
1063 spi->controller_data = cs;
1066 if (IS_ERR_OR_NULL(cs)) {
1067 dev_err(&spi->dev, "No CS for SPI(%d)\n", spi->chip_select);
1071 /* Request gpio only if cs line is asserted by gpio pins */
1073 err = gpio_request_one(cs->line, GPIOF_OUT_INIT_HIGH,
1074 dev_name(&spi->dev));
1077 "Failed to get /CS gpio [%d]: %d\n",
1083 if (!spi_get_ctldata(spi))
1084 spi_set_ctldata(spi, cs);
1086 sci = sdd->cntrlr_info;
1088 spin_lock_irqsave(&sdd->lock, flags);
1090 list_for_each_entry(msg, &sdd->queue, queue) {
1091 /* Is some mssg is already queued for this device */
1092 if (msg->spi == spi) {
1094 "setup: attempt while mssg in queue!\n");
1095 spin_unlock_irqrestore(&sdd->lock, flags);
1101 spin_unlock_irqrestore(&sdd->lock, flags);
1103 pm_runtime_get_sync(&sdd->pdev->dev);
1105 /* Check if we can provide the requested rate */
1106 if (!sdd->port_conf->clk_from_cmu) {
1110 speed = clk_get_rate(sdd->src_clk) / 2 / (0 + 1);
1112 if (spi->max_speed_hz > speed)
1113 spi->max_speed_hz = speed;
1115 psr = clk_get_rate(sdd->src_clk) / 2 / spi->max_speed_hz - 1;
1116 psr &= S3C64XX_SPI_PSR_MASK;
1117 if (psr == S3C64XX_SPI_PSR_MASK)
1120 speed = clk_get_rate(sdd->src_clk) / 2 / (psr + 1);
1121 if (spi->max_speed_hz < speed) {
1122 if (psr+1 < S3C64XX_SPI_PSR_MASK) {
1130 speed = clk_get_rate(sdd->src_clk) / 2 / (psr + 1);
1131 if (spi->max_speed_hz >= speed) {
1132 spi->max_speed_hz = speed;
1134 dev_err(&spi->dev, "Can't set %dHz transfer speed\n",
1141 pm_runtime_put(&sdd->pdev->dev);
1142 disable_cs(sdd, spi);
1146 /* setup() returns with device de-selected */
1147 disable_cs(sdd, spi);
1150 gpio_free(cs->line);
1151 spi_set_ctldata(spi, NULL);
1154 if (spi->dev.of_node)
1160 static void s3c64xx_spi_cleanup(struct spi_device *spi)
1162 struct s3c64xx_spi_csinfo *cs = spi_get_ctldata(spi);
1163 struct s3c64xx_spi_driver_data *sdd;
1165 sdd = spi_master_get_devdata(spi->master);
1166 if (cs && sdd->cs_gpio) {
1167 gpio_free(cs->line);
1168 if (spi->dev.of_node)
1171 spi_set_ctldata(spi, NULL);
1174 static irqreturn_t s3c64xx_spi_irq(int irq, void *data)
1176 struct s3c64xx_spi_driver_data *sdd = data;
1177 struct spi_master *spi = sdd->master;
1178 unsigned int val, clr = 0;
1180 val = readl(sdd->regs + S3C64XX_SPI_STATUS);
1182 if (val & S3C64XX_SPI_ST_RX_OVERRUN_ERR) {
1183 clr = S3C64XX_SPI_PND_RX_OVERRUN_CLR;
1184 dev_err(&spi->dev, "RX overrun\n");
1186 if (val & S3C64XX_SPI_ST_RX_UNDERRUN_ERR) {
1187 clr |= S3C64XX_SPI_PND_RX_UNDERRUN_CLR;
1188 dev_err(&spi->dev, "RX underrun\n");
1190 if (val & S3C64XX_SPI_ST_TX_OVERRUN_ERR) {
1191 clr |= S3C64XX_SPI_PND_TX_OVERRUN_CLR;
1192 dev_err(&spi->dev, "TX overrun\n");
1194 if (val & S3C64XX_SPI_ST_TX_UNDERRUN_ERR) {
1195 clr |= S3C64XX_SPI_PND_TX_UNDERRUN_CLR;
1196 dev_err(&spi->dev, "TX underrun\n");
1199 /* Clear the pending irq by setting and then clearing it */
1200 writel(clr, sdd->regs + S3C64XX_SPI_PENDING_CLR);
1201 writel(0, sdd->regs + S3C64XX_SPI_PENDING_CLR);
1206 static void s3c64xx_spi_hwinit(struct s3c64xx_spi_driver_data *sdd, int channel)
1208 struct s3c64xx_spi_info *sci = sdd->cntrlr_info;
1209 void __iomem *regs = sdd->regs;
1214 writel(S3C64XX_SPI_SLAVE_SIG_INACT, sdd->regs + S3C64XX_SPI_SLAVE_SEL);
1216 /* Disable Interrupts - we use Polling if not DMA mode */
1217 writel(0, regs + S3C64XX_SPI_INT_EN);
1219 if (!sdd->port_conf->clk_from_cmu)
1220 writel(sci->src_clk_nr << S3C64XX_SPI_CLKSEL_SRCSHFT,
1221 regs + S3C64XX_SPI_CLK_CFG);
1222 writel(0, regs + S3C64XX_SPI_MODE_CFG);
1223 writel(0, regs + S3C64XX_SPI_PACKET_CNT);
1225 /* Clear any irq pending bits, should set and clear the bits */
1226 val = S3C64XX_SPI_PND_RX_OVERRUN_CLR |
1227 S3C64XX_SPI_PND_RX_UNDERRUN_CLR |
1228 S3C64XX_SPI_PND_TX_OVERRUN_CLR |
1229 S3C64XX_SPI_PND_TX_UNDERRUN_CLR;
1230 writel(val, regs + S3C64XX_SPI_PENDING_CLR);
1231 writel(0, regs + S3C64XX_SPI_PENDING_CLR);
1233 writel(0, regs + S3C64XX_SPI_SWAP_CFG);
1235 val = readl(regs + S3C64XX_SPI_MODE_CFG);
1236 val &= ~S3C64XX_SPI_MODE_4BURST;
1237 val &= ~(S3C64XX_SPI_MAX_TRAILCNT << S3C64XX_SPI_TRAILCNT_OFF);
1238 val |= (S3C64XX_SPI_TRAILCNT << S3C64XX_SPI_TRAILCNT_OFF);
1239 writel(val, regs + S3C64XX_SPI_MODE_CFG);
1245 static struct s3c64xx_spi_info *s3c64xx_spi_parse_dt(struct device *dev)
1247 struct s3c64xx_spi_info *sci;
1250 sci = devm_kzalloc(dev, sizeof(*sci), GFP_KERNEL);
1252 dev_err(dev, "memory allocation for spi_info failed\n");
1253 return ERR_PTR(-ENOMEM);
1256 if (of_property_read_u32(dev->of_node, "samsung,spi-src-clk", &temp)) {
1257 dev_warn(dev, "spi bus clock parent not specified, using clock at index 0 as parent\n");
1258 sci->src_clk_nr = 0;
1260 sci->src_clk_nr = temp;
1263 if (of_property_read_u32(dev->of_node, "num-cs", &temp)) {
1264 dev_warn(dev, "number of chip select lines not specified, assuming 1 chip select line\n");
1273 static struct s3c64xx_spi_info *s3c64xx_spi_parse_dt(struct device *dev)
1275 return dev->platform_data;
1279 static const struct of_device_id s3c64xx_spi_dt_match[];
1281 static inline struct s3c64xx_spi_port_config *s3c64xx_spi_get_port_config(
1282 struct platform_device *pdev)
1285 if (pdev->dev.of_node) {
1286 const struct of_device_id *match;
1287 match = of_match_node(s3c64xx_spi_dt_match, pdev->dev.of_node);
1288 return (struct s3c64xx_spi_port_config *)match->data;
1291 return (struct s3c64xx_spi_port_config *)
1292 platform_get_device_id(pdev)->driver_data;
1295 static int s3c64xx_spi_probe(struct platform_device *pdev)
1297 struct resource *mem_res;
1298 struct resource *res;
1299 struct s3c64xx_spi_driver_data *sdd;
1300 struct s3c64xx_spi_info *sci = pdev->dev.platform_data;
1301 struct spi_master *master;
1305 if (!sci && pdev->dev.of_node) {
1306 sci = s3c64xx_spi_parse_dt(&pdev->dev);
1308 return PTR_ERR(sci);
1312 dev_err(&pdev->dev, "platform_data missing!\n");
1316 mem_res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1317 if (mem_res == NULL) {
1318 dev_err(&pdev->dev, "Unable to get SPI MEM resource\n");
1322 irq = platform_get_irq(pdev, 0);
1324 dev_warn(&pdev->dev, "Failed to get IRQ: %d\n", irq);
1328 master = spi_alloc_master(&pdev->dev,
1329 sizeof(struct s3c64xx_spi_driver_data));
1330 if (master == NULL) {
1331 dev_err(&pdev->dev, "Unable to allocate SPI Master\n");
1335 platform_set_drvdata(pdev, master);
1337 sdd = spi_master_get_devdata(master);
1338 sdd->port_conf = s3c64xx_spi_get_port_config(pdev);
1339 sdd->master = master;
1340 sdd->cntrlr_info = sci;
1342 sdd->sfr_start = mem_res->start;
1343 sdd->cs_gpio = true;
1344 if (pdev->dev.of_node) {
1345 if (!of_find_property(pdev->dev.of_node, "cs-gpio", NULL))
1346 sdd->cs_gpio = false;
1348 ret = of_alias_get_id(pdev->dev.of_node, "spi");
1350 dev_err(&pdev->dev, "failed to get alias id, errno %d\n",
1356 sdd->port_id = pdev->id;
1361 if (!sdd->pdev->dev.of_node) {
1362 res = platform_get_resource(pdev, IORESOURCE_DMA, 0);
1364 dev_warn(&pdev->dev, "Unable to get SPI tx dma "
1365 "resource. Switching to poll mode\n");
1366 sdd->port_conf->quirks = S3C64XX_SPI_QUIRK_POLL;
1368 sdd->tx_dma.dmach = res->start;
1370 res = platform_get_resource(pdev, IORESOURCE_DMA, 1);
1372 dev_warn(&pdev->dev, "Unable to get SPI rx dma "
1373 "resource. Switching to poll mode\n");
1374 sdd->port_conf->quirks = S3C64XX_SPI_QUIRK_POLL;
1376 sdd->rx_dma.dmach = res->start;
1379 sdd->tx_dma.direction = DMA_MEM_TO_DEV;
1380 sdd->rx_dma.direction = DMA_DEV_TO_MEM;
1382 master->dev.of_node = pdev->dev.of_node;
1383 master->bus_num = sdd->port_id;
1384 master->setup = s3c64xx_spi_setup;
1385 master->cleanup = s3c64xx_spi_cleanup;
1386 master->prepare_transfer_hardware = s3c64xx_spi_prepare_transfer;
1387 master->transfer_one_message = s3c64xx_spi_transfer_one_message;
1388 master->unprepare_transfer_hardware = s3c64xx_spi_unprepare_transfer;
1389 master->num_chipselect = sci->num_cs;
1390 master->dma_alignment = 8;
1391 master->bits_per_word_mask = SPI_BPW_MASK(32) | SPI_BPW_MASK(16) |
1393 /* the spi->mode bits understood by this driver: */
1394 master->mode_bits = SPI_CPOL | SPI_CPHA | SPI_CS_HIGH;
1396 sdd->regs = devm_ioremap_resource(&pdev->dev, mem_res);
1397 if (IS_ERR(sdd->regs)) {
1398 ret = PTR_ERR(sdd->regs);
1402 if (sci->cfg_gpio && sci->cfg_gpio()) {
1403 dev_err(&pdev->dev, "Unable to config gpio\n");
1409 sdd->clk = devm_clk_get(&pdev->dev, "spi");
1410 if (IS_ERR(sdd->clk)) {
1411 dev_err(&pdev->dev, "Unable to acquire clock 'spi'\n");
1412 ret = PTR_ERR(sdd->clk);
1416 if (clk_prepare_enable(sdd->clk)) {
1417 dev_err(&pdev->dev, "Couldn't enable clock 'spi'\n");
1422 sprintf(clk_name, "spi_busclk%d", sci->src_clk_nr);
1423 sdd->src_clk = devm_clk_get(&pdev->dev, clk_name);
1424 if (IS_ERR(sdd->src_clk)) {
1426 "Unable to acquire clock '%s'\n", clk_name);
1427 ret = PTR_ERR(sdd->src_clk);
1431 if (clk_prepare_enable(sdd->src_clk)) {
1432 dev_err(&pdev->dev, "Couldn't enable clock '%s'\n", clk_name);
1437 /* Setup Deufult Mode */
1438 s3c64xx_spi_hwinit(sdd, sdd->port_id);
1440 spin_lock_init(&sdd->lock);
1441 init_completion(&sdd->xfer_completion);
1442 INIT_LIST_HEAD(&sdd->queue);
1444 ret = devm_request_irq(&pdev->dev, irq, s3c64xx_spi_irq, 0,
1445 "spi-s3c64xx", sdd);
1447 dev_err(&pdev->dev, "Failed to request IRQ %d: %d\n",
1452 writel(S3C64XX_SPI_INT_RX_OVERRUN_EN | S3C64XX_SPI_INT_RX_UNDERRUN_EN |
1453 S3C64XX_SPI_INT_TX_OVERRUN_EN | S3C64XX_SPI_INT_TX_UNDERRUN_EN,
1454 sdd->regs + S3C64XX_SPI_INT_EN);
1456 if (spi_register_master(master)) {
1457 dev_err(&pdev->dev, "cannot register SPI master\n");
1462 dev_dbg(&pdev->dev, "Samsung SoC SPI Driver loaded for Bus SPI-%d with %d Slaves attached\n",
1463 sdd->port_id, master->num_chipselect);
1464 dev_dbg(&pdev->dev, "\tIOmem=[0x%x-0x%x]\tDMA=[Rx-%d, Tx-%d]\n",
1465 mem_res->end, mem_res->start,
1466 sdd->rx_dma.dmach, sdd->tx_dma.dmach);
1468 pm_runtime_enable(&pdev->dev);
1473 clk_disable_unprepare(sdd->src_clk);
1475 clk_disable_unprepare(sdd->clk);
1477 spi_master_put(master);
1482 static int s3c64xx_spi_remove(struct platform_device *pdev)
1484 struct spi_master *master = spi_master_get(platform_get_drvdata(pdev));
1485 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master);
1487 pm_runtime_disable(&pdev->dev);
1489 spi_unregister_master(master);
1491 writel(0, sdd->regs + S3C64XX_SPI_INT_EN);
1493 clk_disable_unprepare(sdd->src_clk);
1495 clk_disable_unprepare(sdd->clk);
1497 spi_master_put(master);
1502 #ifdef CONFIG_PM_SLEEP
1503 static int s3c64xx_spi_suspend(struct device *dev)
1505 struct spi_master *master = dev_get_drvdata(dev);
1506 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master);
1508 spi_master_suspend(master);
1510 /* Disable the clock */
1511 clk_disable_unprepare(sdd->src_clk);
1512 clk_disable_unprepare(sdd->clk);
1514 sdd->cur_speed = 0; /* Output Clock is stopped */
1519 static int s3c64xx_spi_resume(struct device *dev)
1521 struct spi_master *master = dev_get_drvdata(dev);
1522 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master);
1523 struct s3c64xx_spi_info *sci = sdd->cntrlr_info;
1528 /* Enable the clock */
1529 clk_prepare_enable(sdd->src_clk);
1530 clk_prepare_enable(sdd->clk);
1532 s3c64xx_spi_hwinit(sdd, sdd->port_id);
1534 spi_master_resume(master);
1538 #endif /* CONFIG_PM_SLEEP */
1540 #ifdef CONFIG_PM_RUNTIME
1541 static int s3c64xx_spi_runtime_suspend(struct device *dev)
1543 struct spi_master *master = dev_get_drvdata(dev);
1544 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master);
1546 clk_disable_unprepare(sdd->clk);
1547 clk_disable_unprepare(sdd->src_clk);
1552 static int s3c64xx_spi_runtime_resume(struct device *dev)
1554 struct spi_master *master = dev_get_drvdata(dev);
1555 struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master);
1557 clk_prepare_enable(sdd->src_clk);
1558 clk_prepare_enable(sdd->clk);
1562 #endif /* CONFIG_PM_RUNTIME */
1564 static const struct dev_pm_ops s3c64xx_spi_pm = {
1565 SET_SYSTEM_SLEEP_PM_OPS(s3c64xx_spi_suspend, s3c64xx_spi_resume)
1566 SET_RUNTIME_PM_OPS(s3c64xx_spi_runtime_suspend,
1567 s3c64xx_spi_runtime_resume, NULL)
1570 static struct s3c64xx_spi_port_config s3c2443_spi_port_config = {
1571 .fifo_lvl_mask = { 0x7f },
1572 .rx_lvl_offset = 13,
1577 static struct s3c64xx_spi_port_config s3c6410_spi_port_config = {
1578 .fifo_lvl_mask = { 0x7f, 0x7F },
1579 .rx_lvl_offset = 13,
1583 static struct s3c64xx_spi_port_config s5p64x0_spi_port_config = {
1584 .fifo_lvl_mask = { 0x1ff, 0x7F },
1585 .rx_lvl_offset = 15,
1589 static struct s3c64xx_spi_port_config s5pc100_spi_port_config = {
1590 .fifo_lvl_mask = { 0x7f, 0x7F },
1591 .rx_lvl_offset = 13,
1596 static struct s3c64xx_spi_port_config s5pv210_spi_port_config = {
1597 .fifo_lvl_mask = { 0x1ff, 0x7F },
1598 .rx_lvl_offset = 15,
1603 static struct s3c64xx_spi_port_config exynos4_spi_port_config = {
1604 .fifo_lvl_mask = { 0x1ff, 0x7F, 0x7F },
1605 .rx_lvl_offset = 15,
1608 .clk_from_cmu = true,
1611 static struct s3c64xx_spi_port_config exynos5440_spi_port_config = {
1612 .fifo_lvl_mask = { 0x1ff },
1613 .rx_lvl_offset = 15,
1616 .clk_from_cmu = true,
1617 .quirks = S3C64XX_SPI_QUIRK_POLL,
1620 static struct platform_device_id s3c64xx_spi_driver_ids[] = {
1622 .name = "s3c2443-spi",
1623 .driver_data = (kernel_ulong_t)&s3c2443_spi_port_config,
1625 .name = "s3c6410-spi",
1626 .driver_data = (kernel_ulong_t)&s3c6410_spi_port_config,
1628 .name = "s5p64x0-spi",
1629 .driver_data = (kernel_ulong_t)&s5p64x0_spi_port_config,
1631 .name = "s5pc100-spi",
1632 .driver_data = (kernel_ulong_t)&s5pc100_spi_port_config,
1634 .name = "s5pv210-spi",
1635 .driver_data = (kernel_ulong_t)&s5pv210_spi_port_config,
1637 .name = "exynos4210-spi",
1638 .driver_data = (kernel_ulong_t)&exynos4_spi_port_config,
1643 static const struct of_device_id s3c64xx_spi_dt_match[] = {
1644 { .compatible = "samsung,exynos4210-spi",
1645 .data = (void *)&exynos4_spi_port_config,
1647 { .compatible = "samsung,exynos5440-spi",
1648 .data = (void *)&exynos5440_spi_port_config,
1652 MODULE_DEVICE_TABLE(of, s3c64xx_spi_dt_match);
1654 static struct platform_driver s3c64xx_spi_driver = {
1656 .name = "s3c64xx-spi",
1657 .owner = THIS_MODULE,
1658 .pm = &s3c64xx_spi_pm,
1659 .of_match_table = of_match_ptr(s3c64xx_spi_dt_match),
1661 .remove = s3c64xx_spi_remove,
1662 .id_table = s3c64xx_spi_driver_ids,
1664 MODULE_ALIAS("platform:s3c64xx-spi");
1666 static int __init s3c64xx_spi_init(void)
1668 return platform_driver_probe(&s3c64xx_spi_driver, s3c64xx_spi_probe);
1670 subsys_initcall(s3c64xx_spi_init);
1672 static void __exit s3c64xx_spi_exit(void)
1674 platform_driver_unregister(&s3c64xx_spi_driver);
1676 module_exit(s3c64xx_spi_exit);
1678 MODULE_AUTHOR("Jaswinder Singh <jassi.brar@samsung.com>");
1679 MODULE_DESCRIPTION("S3C64XX SPI Controller Driver");
1680 MODULE_LICENSE("GPL");