2 * pinctrl pads, groups, functions for CSR SiRFatlasVI
4 * Copyright (c) 2011 Cambridge Silicon Radio Limited, a CSR plc group company.
6 * Licensed under GPLv2 or later.
9 #include <linux/pinctrl/pinctrl.h>
10 #include <linux/bitops.h>
12 #include "pinctrl-sirf.h"
15 * pad list for the pinmux subsystem
16 * refer to atlasVI_io_table_v0.93.xls
18 static const struct pinctrl_pin_desc sirfsoc_pads[] = {
19 PINCTRL_PIN(0, "gpio0-0"),
20 PINCTRL_PIN(1, "gpio0-1"),
21 PINCTRL_PIN(2, "gpio0-2"),
22 PINCTRL_PIN(3, "gpio0-3"),
23 PINCTRL_PIN(4, "pwm0"),
24 PINCTRL_PIN(5, "pwm1"),
25 PINCTRL_PIN(6, "pwm2"),
26 PINCTRL_PIN(7, "pwm3"),
27 PINCTRL_PIN(8, "warm_rst_b"),
28 PINCTRL_PIN(9, "odo_0"),
29 PINCTRL_PIN(10, "odo_1"),
30 PINCTRL_PIN(11, "dr_dir"),
31 PINCTRL_PIN(12, "rts_0"),
32 PINCTRL_PIN(13, "scl_1"),
33 PINCTRL_PIN(14, "ntrst"),
34 PINCTRL_PIN(15, "sda_1"),
35 PINCTRL_PIN(16, "x_ldd[16]"),
36 PINCTRL_PIN(17, "x_ldd[17]"),
37 PINCTRL_PIN(18, "x_ldd[18]"),
38 PINCTRL_PIN(19, "x_ldd[19]"),
39 PINCTRL_PIN(20, "x_ldd[20]"),
40 PINCTRL_PIN(21, "x_ldd[21]"),
41 PINCTRL_PIN(22, "x_ldd[22]"),
42 PINCTRL_PIN(23, "x_ldd[23]"),
43 PINCTRL_PIN(24, "gps_sgn"),
44 PINCTRL_PIN(25, "gps_mag"),
45 PINCTRL_PIN(26, "gps_clk"),
46 PINCTRL_PIN(27, "sd_cd_b_2"),
47 PINCTRL_PIN(28, "sd_vcc_on_2"),
48 PINCTRL_PIN(29, "sd_wp_b_2"),
49 PINCTRL_PIN(30, "sd_clk_3"),
50 PINCTRL_PIN(31, "sd_cmd_3"),
52 PINCTRL_PIN(32, "x_sd_dat_3[0]"),
53 PINCTRL_PIN(33, "x_sd_dat_3[1]"),
54 PINCTRL_PIN(34, "x_sd_dat_3[2]"),
55 PINCTRL_PIN(35, "x_sd_dat_3[3]"),
56 PINCTRL_PIN(36, "usb_clk"),
57 PINCTRL_PIN(37, "usb_dir"),
58 PINCTRL_PIN(38, "usb_nxt"),
59 PINCTRL_PIN(39, "usb_stp"),
60 PINCTRL_PIN(40, "usb_dat[7]"),
61 PINCTRL_PIN(41, "usb_dat[6]"),
62 PINCTRL_PIN(42, "x_cko_1"),
63 PINCTRL_PIN(43, "spi_clk_1"),
64 PINCTRL_PIN(44, "spi_dout_1"),
65 PINCTRL_PIN(45, "spi_din_1"),
66 PINCTRL_PIN(46, "spi_en_1"),
67 PINCTRL_PIN(47, "x_txd_1"),
68 PINCTRL_PIN(48, "x_txd_2"),
69 PINCTRL_PIN(49, "x_rxd_1"),
70 PINCTRL_PIN(50, "x_rxd_2"),
71 PINCTRL_PIN(51, "x_usclk_0"),
72 PINCTRL_PIN(52, "x_utxd_0"),
73 PINCTRL_PIN(53, "x_urxd_0"),
74 PINCTRL_PIN(54, "x_utfs_0"),
75 PINCTRL_PIN(55, "x_urfs_0"),
76 PINCTRL_PIN(56, "usb_dat5"),
77 PINCTRL_PIN(57, "usb_dat4"),
78 PINCTRL_PIN(58, "usb_dat3"),
79 PINCTRL_PIN(59, "usb_dat2"),
80 PINCTRL_PIN(60, "usb_dat1"),
81 PINCTRL_PIN(61, "usb_dat0"),
82 PINCTRL_PIN(62, "x_ldd[14]"),
83 PINCTRL_PIN(63, "x_ldd[15]"),
85 PINCTRL_PIN(64, "x_gps_gpio"),
86 PINCTRL_PIN(65, "x_ldd[13]"),
87 PINCTRL_PIN(66, "x_df_we_b"),
88 PINCTRL_PIN(67, "x_df_re_b"),
89 PINCTRL_PIN(68, "x_txd_0"),
90 PINCTRL_PIN(69, "x_rxd_0"),
91 PINCTRL_PIN(70, "x_l_lck"),
92 PINCTRL_PIN(71, "x_l_fck"),
93 PINCTRL_PIN(72, "x_l_de"),
94 PINCTRL_PIN(73, "x_ldd[0]"),
95 PINCTRL_PIN(74, "x_ldd[1]"),
96 PINCTRL_PIN(75, "x_ldd[2]"),
97 PINCTRL_PIN(76, "x_ldd[3]"),
98 PINCTRL_PIN(77, "x_ldd[4]"),
99 PINCTRL_PIN(78, "x_cko_0"),
100 PINCTRL_PIN(79, "x_ldd[5]"),
101 PINCTRL_PIN(80, "x_ldd[6]"),
102 PINCTRL_PIN(81, "x_ldd[7]"),
103 PINCTRL_PIN(82, "x_ldd[8]"),
104 PINCTRL_PIN(83, "x_ldd[9]"),
105 PINCTRL_PIN(84, "x_ldd[10]"),
106 PINCTRL_PIN(85, "x_ldd[11]"),
107 PINCTRL_PIN(86, "x_ldd[12]"),
108 PINCTRL_PIN(87, "x_vip_vsync"),
109 PINCTRL_PIN(88, "x_vip_hsync"),
110 PINCTRL_PIN(89, "x_vip_pxclk"),
111 PINCTRL_PIN(90, "x_sda_0"),
112 PINCTRL_PIN(91, "x_scl_0"),
113 PINCTRL_PIN(92, "x_df_ry_by"),
114 PINCTRL_PIN(93, "x_df_cs_b[1]"),
115 PINCTRL_PIN(94, "x_df_cs_b[0]"),
116 PINCTRL_PIN(95, "x_l_pclk"),
118 PINCTRL_PIN(96, "x_df_dqs"),
119 PINCTRL_PIN(97, "x_df_wp_b"),
120 PINCTRL_PIN(98, "ac97_sync"),
121 PINCTRL_PIN(99, "ac97_bit_clk "),
122 PINCTRL_PIN(100, "ac97_dout"),
123 PINCTRL_PIN(101, "ac97_din"),
124 PINCTRL_PIN(102, "x_rtc_io"),
126 PINCTRL_PIN(103, "x_usb1_dp"),
127 PINCTRL_PIN(104, "x_usb1_dn"),
130 static const struct sirfsoc_muxmask lcd_16bits_sirfsoc_muxmask[] = {
133 .mask = BIT(30) | BIT(31),
136 .mask = BIT(1) | BIT(6) | BIT(7) | BIT(8) | BIT(9) | BIT(10) | BIT(11) |
137 BIT(12) | BIT(13) | BIT(15) | BIT(16) | BIT(17) | BIT(18) | BIT(19) |
138 BIT(20) | BIT(21) | BIT(22) | BIT(31),
142 static const struct sirfsoc_padmux lcd_16bits_padmux = {
143 .muxmask_counts = ARRAY_SIZE(lcd_16bits_sirfsoc_muxmask),
144 .muxmask = lcd_16bits_sirfsoc_muxmask,
145 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
150 static const unsigned lcd_16bits_pins[] = { 62, 63, 65, 70, 71, 72, 73, 74, 75, 76, 77, 79, 80, 81, 82, 83,
153 static const struct sirfsoc_muxmask lcd_18bits_muxmask[] = {
156 .mask = BIT(1) | BIT(6) | BIT(7) | BIT(8) | BIT(9) | BIT(10) | BIT(11) |
157 BIT(12) | BIT(13) | BIT(15) | BIT(16) | BIT(17) | BIT(18) | BIT(19) |
158 BIT(20) | BIT(21) | BIT(22) | BIT(31),
161 .mask = BIT(30) | BIT(31),
164 .mask = BIT(16) | BIT(17),
168 static const struct sirfsoc_padmux lcd_18bits_padmux = {
169 .muxmask_counts = ARRAY_SIZE(lcd_18bits_muxmask),
170 .muxmask = lcd_18bits_muxmask,
171 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
172 .funcmask = BIT(4) | BIT(15),
176 static const unsigned lcd_18bits_pins[] = { 16, 17, 62, 63, 65, 70, 71, 72, 73, 74, 75, 76, 77, 79, 80, 81, 82, 83,
179 static const struct sirfsoc_muxmask lcd_24bits_muxmask[] = {
182 .mask = BIT(1) | BIT(6) | BIT(7) | BIT(8) | BIT(9) | BIT(10) | BIT(11) |
183 BIT(12) | BIT(13) | BIT(15) | BIT(16) | BIT(17) | BIT(18) | BIT(19) |
184 BIT(20) | BIT(21) | BIT(22) | BIT(31),
187 .mask = BIT(30) | BIT(31),
190 .mask = BIT(16) | BIT(17) | BIT(18) | BIT(19) | BIT(20) | BIT(21) | BIT(22) | BIT(23),
194 static const struct sirfsoc_padmux lcd_24bits_padmux = {
195 .muxmask_counts = ARRAY_SIZE(lcd_24bits_muxmask),
196 .muxmask = lcd_24bits_muxmask,
197 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
198 .funcmask = BIT(4) | BIT(15),
202 static const unsigned lcd_24bits_pins[] = { 16, 17, 18, 19, 20, 21, 22, 23, 62, 63, 65, 70, 71, 72, 73, 74, 75, 76, 77, 79,
203 80, 81, 82, 83, 84, 85, 86, 95};
205 static const struct sirfsoc_muxmask lcdrom_muxmask[] = {
208 .mask = BIT(1) | BIT(6) | BIT(7) | BIT(8) | BIT(9) | BIT(10) | BIT(11) |
209 BIT(12) | BIT(13) | BIT(15) | BIT(16) | BIT(17) | BIT(18) | BIT(19) |
210 BIT(20) | BIT(21) | BIT(22) | BIT(31),
213 .mask = BIT(30) | BIT(31),
220 static const struct sirfsoc_padmux lcdrom_padmux = {
221 .muxmask_counts = ARRAY_SIZE(lcdrom_muxmask),
222 .muxmask = lcdrom_muxmask,
223 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
228 static const unsigned lcdrom_pins[] = { 8, 62, 63, 65, 70, 71, 72, 73, 74, 75, 76, 77, 79, 80, 81, 82, 83,
231 static const struct sirfsoc_muxmask uart0_muxmask[] = {
240 .mask = BIT(4) | BIT(5),
244 static const struct sirfsoc_padmux uart0_padmux = {
245 .muxmask_counts = ARRAY_SIZE(uart0_muxmask),
246 .muxmask = uart0_muxmask,
247 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
252 static const unsigned uart0_pins[] = { 12, 55, 68, 69 };
254 static const struct sirfsoc_muxmask uart0_nostreamctrl_muxmask[] = {
257 .mask = BIT(4) | BIT(5),
261 static const struct sirfsoc_padmux uart0_nostreamctrl_padmux = {
262 .muxmask_counts = ARRAY_SIZE(uart0_nostreamctrl_muxmask),
263 .muxmask = uart0_nostreamctrl_muxmask,
266 static const unsigned uart0_nostreamctrl_pins[] = { 68, 69 };
268 static const struct sirfsoc_muxmask uart1_muxmask[] = {
271 .mask = BIT(15) | BIT(17),
275 static const struct sirfsoc_padmux uart1_padmux = {
276 .muxmask_counts = ARRAY_SIZE(uart1_muxmask),
277 .muxmask = uart1_muxmask,
280 static const unsigned uart1_pins[] = { 47, 49 };
282 static const struct sirfsoc_muxmask uart2_muxmask[] = {
285 .mask = BIT(10) | BIT(14),
288 .mask = BIT(16) | BIT(18),
292 static const struct sirfsoc_padmux uart2_padmux = {
293 .muxmask_counts = ARRAY_SIZE(uart2_muxmask),
294 .muxmask = uart2_muxmask,
295 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
300 static const unsigned uart2_pins[] = { 10, 14, 48, 50 };
302 static const struct sirfsoc_muxmask uart2_nostreamctrl_muxmask[] = {
305 .mask = BIT(16) | BIT(18),
309 static const struct sirfsoc_padmux uart2_nostreamctrl_padmux = {
310 .muxmask_counts = ARRAY_SIZE(uart2_nostreamctrl_muxmask),
311 .muxmask = uart2_nostreamctrl_muxmask,
314 static const unsigned uart2_nostreamctrl_pins[] = { 48, 50 };
316 static const struct sirfsoc_muxmask sdmmc3_muxmask[] = {
319 .mask = BIT(30) | BIT(31),
322 .mask = BIT(0) | BIT(1) | BIT(2) | BIT(3),
326 static const struct sirfsoc_padmux sdmmc3_padmux = {
327 .muxmask_counts = ARRAY_SIZE(sdmmc3_muxmask),
328 .muxmask = sdmmc3_muxmask,
329 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
334 static const unsigned sdmmc3_pins[] = { 30, 31, 32, 33, 34, 35 };
336 static const struct sirfsoc_muxmask spi0_muxmask[] = {
342 .mask = BIT(0) | BIT(2) | BIT(3),
346 static const struct sirfsoc_padmux spi0_padmux = {
347 .muxmask_counts = ARRAY_SIZE(spi0_muxmask),
348 .muxmask = spi0_muxmask,
349 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
354 static const unsigned spi0_pins[] = { 30, 32, 34, 35 };
356 static const struct sirfsoc_muxmask cko1_muxmask[] = {
363 static const struct sirfsoc_padmux cko1_padmux = {
364 .muxmask_counts = ARRAY_SIZE(cko1_muxmask),
365 .muxmask = cko1_muxmask,
366 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
371 static const unsigned cko1_pins[] = { 42 };
373 static const struct sirfsoc_muxmask i2s_muxmask[] = {
379 .mask = BIT(2) | BIT(3) | BIT(4) | BIT(5),
383 static const struct sirfsoc_padmux i2s_padmux = {
384 .muxmask_counts = ARRAY_SIZE(i2s_muxmask),
385 .muxmask = i2s_muxmask,
386 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
391 static const unsigned i2s_pins[] = { 42, 98, 99, 100, 101 };
393 static const struct sirfsoc_muxmask i2s_no_din_muxmask[] = {
399 .mask = BIT(2) | BIT(3) | BIT(4),
403 static const struct sirfsoc_padmux i2s_no_din_padmux = {
404 .muxmask_counts = ARRAY_SIZE(i2s_no_din_muxmask),
405 .muxmask = i2s_no_din_muxmask,
406 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
411 static const unsigned i2s_no_din_pins[] = { 42, 98, 99, 100 };
413 static const struct sirfsoc_muxmask i2s_6chn_muxmask[] = {
416 .mask = BIT(10) | BIT(20) | BIT(23),
419 .mask = BIT(2) | BIT(3) | BIT(4) | BIT(5),
423 static const struct sirfsoc_padmux i2s_6chn_padmux = {
424 .muxmask_counts = ARRAY_SIZE(i2s_6chn_muxmask),
425 .muxmask = i2s_6chn_muxmask,
426 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
427 .funcmask = BIT(1) | BIT(3) | BIT(9),
428 .funcval = BIT(1) | BIT(3) | BIT(9),
431 static const unsigned i2s_6chn_pins[] = { 42, 52, 55, 98, 99, 100, 101 };
433 static const struct sirfsoc_muxmask ac97_muxmask[] = {
436 .mask = BIT(2) | BIT(3) | BIT(4) | BIT(5),
440 static const struct sirfsoc_padmux ac97_padmux = {
441 .muxmask_counts = ARRAY_SIZE(ac97_muxmask),
442 .muxmask = ac97_muxmask,
445 static const unsigned ac97_pins[] = { 98, 99, 100, 101 };
447 static const struct sirfsoc_muxmask spi1_muxmask[] = {
450 .mask = BIT(11) | BIT(12) | BIT(13) | BIT(14),
454 static const struct sirfsoc_padmux spi1_padmux = {
455 .muxmask_counts = ARRAY_SIZE(spi1_muxmask),
456 .muxmask = spi1_muxmask,
457 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
462 static const unsigned spi1_pins[] = { 43, 44, 45, 46 };
464 static const struct sirfsoc_muxmask sdmmc1_muxmask[] = {
467 .mask = BIT(2) | BIT(3),
471 static const struct sirfsoc_padmux sdmmc1_padmux = {
472 .muxmask_counts = ARRAY_SIZE(sdmmc1_muxmask),
473 .muxmask = sdmmc1_muxmask,
474 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
479 static const unsigned sdmmc1_pins[] = { 66, 67 };
481 static const struct sirfsoc_muxmask gps_muxmask[] = {
484 .mask = BIT(24) | BIT(25) | BIT(26),
488 static const struct sirfsoc_padmux gps_padmux = {
489 .muxmask_counts = ARRAY_SIZE(gps_muxmask),
490 .muxmask = gps_muxmask,
491 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
496 static const unsigned gps_pins[] = { 24, 25, 26 };
498 static const struct sirfsoc_muxmask sdmmc5_muxmask[] = {
501 .mask = BIT(24) | BIT(25) | BIT(26),
505 static const struct sirfsoc_padmux sdmmc5_padmux = {
506 .muxmask_counts = ARRAY_SIZE(sdmmc5_muxmask),
507 .muxmask = sdmmc5_muxmask,
508 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
513 static const unsigned sdmmc5_pins[] = { 24, 25, 26 };
515 static const struct sirfsoc_muxmask usp0_muxmask[] = {
518 .mask = BIT(19) | BIT(20) | BIT(21) | BIT(22) | BIT(23),
522 static const struct sirfsoc_padmux usp0_padmux = {
523 .muxmask_counts = ARRAY_SIZE(usp0_muxmask),
524 .muxmask = usp0_muxmask,
525 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
526 .funcmask = BIT(1) | BIT(2) | BIT(9),
530 static const unsigned usp0_pins[] = { 51, 52, 53, 54, 55 };
532 static const struct sirfsoc_muxmask usp0_uart_nostreamctrl_muxmask[] = {
535 .mask = BIT(20) | BIT(21),
539 static const struct sirfsoc_padmux usp0_uart_nostreamctrl_padmux = {
540 .muxmask_counts = ARRAY_SIZE(usp0_uart_nostreamctrl_muxmask),
541 .muxmask = usp0_uart_nostreamctrl_muxmask,
544 static const unsigned usp0_uart_nostreamctrl_pins[] = { 52, 53 };
545 static const struct sirfsoc_muxmask usp1_muxmask[] = {
551 .mask = BIT(11) | BIT(12) | BIT(13) | BIT(14),
555 static const struct sirfsoc_padmux usp1_padmux = {
556 .muxmask_counts = ARRAY_SIZE(usp1_muxmask),
557 .muxmask = usp1_muxmask,
558 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
563 static const unsigned usp1_pins[] = { 15, 43, 44, 45, 46 };
565 static const struct sirfsoc_muxmask nand_muxmask[] = {
568 .mask = BIT(2) | BIT(3) | BIT(28) | BIT(29) | BIT(30),
571 .mask = BIT(0) | BIT(1),
575 static const struct sirfsoc_padmux nand_padmux = {
576 .muxmask_counts = ARRAY_SIZE(nand_muxmask),
577 .muxmask = nand_muxmask,
578 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
579 .funcmask = BIT(5) | BIT(19),
583 static const unsigned nand_pins[] = { 66, 67, 92, 93, 94, 96, 97 };
585 static const struct sirfsoc_muxmask sdmmc0_muxmask[] = {
592 static const struct sirfsoc_padmux sdmmc0_padmux = {
593 .muxmask_counts = ARRAY_SIZE(sdmmc0_muxmask),
594 .muxmask = sdmmc0_muxmask,
595 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
596 .funcmask = BIT(5) | BIT(19),
600 static const unsigned sdmmc0_pins[] = { 97 };
602 static const struct sirfsoc_muxmask sdmmc2_muxmask[] = {
605 .mask = BIT(27) | BIT(28) | BIT(29),
609 static const struct sirfsoc_padmux sdmmc2_padmux = {
610 .muxmask_counts = ARRAY_SIZE(sdmmc2_muxmask),
611 .muxmask = sdmmc2_muxmask,
612 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
617 static const unsigned sdmmc2_pins[] = { 27, 28, 29 };
619 static const struct sirfsoc_muxmask sdmmc2_nowp_muxmask[] = {
622 .mask = BIT(27) | BIT(28),
626 static const struct sirfsoc_padmux sdmmc2_nowp_padmux = {
627 .muxmask_counts = ARRAY_SIZE(sdmmc2_nowp_muxmask),
628 .muxmask = sdmmc2_nowp_muxmask,
629 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
634 static const unsigned sdmmc2_nowp_pins[] = { 27, 28 };
636 static const struct sirfsoc_muxmask cko0_muxmask[] = {
643 static const struct sirfsoc_padmux cko0_padmux = {
644 .muxmask_counts = ARRAY_SIZE(cko0_muxmask),
645 .muxmask = cko0_muxmask,
648 static const unsigned cko0_pins[] = { 78 };
650 static const struct sirfsoc_muxmask vip_muxmask[] = {
653 .mask = BIT(4) | BIT(5) | BIT(6) | BIT(8) | BIT(9)
654 | BIT(24) | BIT(25) | BIT(26) | BIT(27) | BIT(28) |
659 static const struct sirfsoc_padmux vip_padmux = {
660 .muxmask_counts = ARRAY_SIZE(vip_muxmask),
661 .muxmask = vip_muxmask,
662 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
667 static const unsigned vip_pins[] = { 36, 37, 38, 40, 41, 56, 57, 58, 59, 60, 61 };
669 static const struct sirfsoc_muxmask vip_noupli_muxmask[] = {
672 .mask = BIT(16) | BIT(17) | BIT(18) | BIT(19) | BIT(20)
673 | BIT(21) | BIT(22) | BIT(23),
676 .mask = BIT(23) | BIT(24) | BIT(25),
680 static const struct sirfsoc_padmux vip_noupli_padmux = {
681 .muxmask_counts = ARRAY_SIZE(vip_noupli_muxmask),
682 .muxmask = vip_noupli_muxmask,
683 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
688 static const unsigned vip_noupli_pins[] = { 16, 17, 18, 19, 20, 21, 22, 23, 87, 88, 89 };
690 static const struct sirfsoc_muxmask i2c0_muxmask[] = {
693 .mask = BIT(26) | BIT(27),
697 static const struct sirfsoc_padmux i2c0_padmux = {
698 .muxmask_counts = ARRAY_SIZE(i2c0_muxmask),
699 .muxmask = i2c0_muxmask,
702 static const unsigned i2c0_pins[] = { 90, 91 };
704 static const struct sirfsoc_muxmask i2c1_muxmask[] = {
707 .mask = BIT(13) | BIT(15),
711 static const struct sirfsoc_padmux i2c1_padmux = {
712 .muxmask_counts = ARRAY_SIZE(i2c1_muxmask),
713 .muxmask = i2c1_muxmask,
714 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
719 static const unsigned i2c1_pins[] = { 13, 15 };
721 static const struct sirfsoc_muxmask pwm0_muxmask[] = {
728 static const struct sirfsoc_padmux pwm0_padmux = {
729 .muxmask_counts = ARRAY_SIZE(pwm0_muxmask),
730 .muxmask = pwm0_muxmask,
731 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
736 static const unsigned pwm0_pins[] = { 4 };
738 static const struct sirfsoc_muxmask pwm1_muxmask[] = {
745 static const struct sirfsoc_padmux pwm1_padmux = {
746 .muxmask_counts = ARRAY_SIZE(pwm1_muxmask),
747 .muxmask = pwm1_muxmask,
750 static const unsigned pwm1_pins[] = { 5 };
752 static const struct sirfsoc_muxmask pwm2_muxmask[] = {
759 static const struct sirfsoc_padmux pwm2_padmux = {
760 .muxmask_counts = ARRAY_SIZE(pwm2_muxmask),
761 .muxmask = pwm2_muxmask,
764 static const unsigned pwm2_pins[] = { 6 };
766 static const struct sirfsoc_muxmask pwm3_muxmask[] = {
773 static const struct sirfsoc_padmux pwm3_padmux = {
774 .muxmask_counts = ARRAY_SIZE(pwm3_muxmask),
775 .muxmask = pwm3_muxmask,
778 static const unsigned pwm3_pins[] = { 7 };
780 static const struct sirfsoc_muxmask pwm4_muxmask[] = {
787 static const struct sirfsoc_padmux pwm4_padmux = {
788 .muxmask_counts = ARRAY_SIZE(pwm4_muxmask),
789 .muxmask = pwm4_muxmask,
792 static const unsigned pwm4_pins[] = { 78 };
794 static const struct sirfsoc_muxmask warm_rst_muxmask[] = {
801 static const struct sirfsoc_padmux warm_rst_padmux = {
802 .muxmask_counts = ARRAY_SIZE(warm_rst_muxmask),
803 .muxmask = warm_rst_muxmask,
804 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
809 static const unsigned warm_rst_pins[] = { 8 };
811 static const struct sirfsoc_muxmask usb0_upli_drvbus_muxmask[] = {
814 .mask = BIT(4) | BIT(5) | BIT(6) | BIT(7) | BIT(8)
815 | BIT(9) | BIT(24) | BIT(25) | BIT(26) |
816 BIT(27) | BIT(28) | BIT(29),
819 static const struct sirfsoc_padmux usb0_upli_drvbus_padmux = {
820 .muxmask_counts = ARRAY_SIZE(usb0_upli_drvbus_muxmask),
821 .muxmask = usb0_upli_drvbus_muxmask,
822 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
827 static const unsigned usb0_upli_drvbus_pins[] = { 36, 37, 38, 39, 40, 41, 56, 57, 58, 59, 60, 61 };
829 static const struct sirfsoc_muxmask usb1_utmi_drvbus_muxmask[] = {
836 static const struct sirfsoc_padmux usb1_utmi_drvbus_padmux = {
837 .muxmask_counts = ARRAY_SIZE(usb1_utmi_drvbus_muxmask),
838 .muxmask = usb1_utmi_drvbus_muxmask,
839 .ctrlreg = SIRFSOC_RSC_PIN_MUX,
841 .funcval = BIT(11), /* refer to PAD_UTMI_DRVVBUS1_ENABLE */
844 static const unsigned usb1_utmi_drvbus_pins[] = { 28 };
846 static const struct sirfsoc_padmux usb1_dp_dn_padmux = {
848 .ctrlreg = SIRFSOC_RSC_USB_UART_SHARE,
853 static const unsigned usb1_dp_dn_pins[] = { 103, 104 };
855 static const struct sirfsoc_padmux uart1_route_io_usb1_padmux = {
857 .ctrlreg = SIRFSOC_RSC_USB_UART_SHARE,
862 static const unsigned uart1_route_io_usb1_pins[] = { 103, 104 };
864 static const struct sirfsoc_muxmask pulse_count_muxmask[] = {
867 .mask = BIT(9) | BIT(10) | BIT(11),
871 static const struct sirfsoc_padmux pulse_count_padmux = {
872 .muxmask_counts = ARRAY_SIZE(pulse_count_muxmask),
873 .muxmask = pulse_count_muxmask,
876 static const unsigned pulse_count_pins[] = { 9, 10, 11 };
878 static const struct sirfsoc_pin_group sirfsoc_pin_groups[] = {
879 SIRFSOC_PIN_GROUP("lcd_16bitsgrp", lcd_16bits_pins),
880 SIRFSOC_PIN_GROUP("lcd_18bitsgrp", lcd_18bits_pins),
881 SIRFSOC_PIN_GROUP("lcd_24bitsgrp", lcd_24bits_pins),
882 SIRFSOC_PIN_GROUP("lcdrom_grp", lcdrom_pins),
883 SIRFSOC_PIN_GROUP("uart0grp", uart0_pins),
884 SIRFSOC_PIN_GROUP("uart0_nostreamctrlgrp", uart0_nostreamctrl_pins),
885 SIRFSOC_PIN_GROUP("uart1grp", uart1_pins),
886 SIRFSOC_PIN_GROUP("uart2grp", uart2_pins),
887 SIRFSOC_PIN_GROUP("uart2_nostreamctrlgrp", uart2_nostreamctrl_pins),
888 SIRFSOC_PIN_GROUP("usp0grp", usp0_pins),
889 SIRFSOC_PIN_GROUP("usp0_uart_nostreamctrl_grp",
890 usp0_uart_nostreamctrl_pins),
891 SIRFSOC_PIN_GROUP("usp1grp", usp1_pins),
892 SIRFSOC_PIN_GROUP("i2c0grp", i2c0_pins),
893 SIRFSOC_PIN_GROUP("i2c1grp", i2c1_pins),
894 SIRFSOC_PIN_GROUP("pwm0grp", pwm0_pins),
895 SIRFSOC_PIN_GROUP("pwm1grp", pwm1_pins),
896 SIRFSOC_PIN_GROUP("pwm2grp", pwm2_pins),
897 SIRFSOC_PIN_GROUP("pwm3grp", pwm3_pins),
898 SIRFSOC_PIN_GROUP("pwm4grp", pwm4_pins),
899 SIRFSOC_PIN_GROUP("vipgrp", vip_pins),
900 SIRFSOC_PIN_GROUP("vip_noupligrp", vip_noupli_pins),
901 SIRFSOC_PIN_GROUP("warm_rstgrp", warm_rst_pins),
902 SIRFSOC_PIN_GROUP("cko0grp", cko0_pins),
903 SIRFSOC_PIN_GROUP("cko1grp", cko1_pins),
904 SIRFSOC_PIN_GROUP("sdmmc0grp", sdmmc0_pins),
905 SIRFSOC_PIN_GROUP("sdmmc1grp", sdmmc1_pins),
906 SIRFSOC_PIN_GROUP("sdmmc2grp", sdmmc2_pins),
907 SIRFSOC_PIN_GROUP("sdmmc2_nowpgrp", sdmmc2_nowp_pins),
908 SIRFSOC_PIN_GROUP("sdmmc3grp", sdmmc3_pins),
909 SIRFSOC_PIN_GROUP("sdmmc5grp", sdmmc5_pins),
910 SIRFSOC_PIN_GROUP("usb0_upli_drvbusgrp", usb0_upli_drvbus_pins),
911 SIRFSOC_PIN_GROUP("usb1_utmi_drvbusgrp", usb1_utmi_drvbus_pins),
912 SIRFSOC_PIN_GROUP("usb1_dp_dngrp", usb1_dp_dn_pins),
913 SIRFSOC_PIN_GROUP("uart1_route_io_usb1grp", uart1_route_io_usb1_pins),
914 SIRFSOC_PIN_GROUP("pulse_countgrp", pulse_count_pins),
915 SIRFSOC_PIN_GROUP("i2sgrp", i2s_pins),
916 SIRFSOC_PIN_GROUP("i2s_no_dingrp", i2s_no_din_pins),
917 SIRFSOC_PIN_GROUP("i2s_6chngrp", i2s_6chn_pins),
918 SIRFSOC_PIN_GROUP("ac97grp", ac97_pins),
919 SIRFSOC_PIN_GROUP("nandgrp", nand_pins),
920 SIRFSOC_PIN_GROUP("spi0grp", spi0_pins),
921 SIRFSOC_PIN_GROUP("spi1grp", spi1_pins),
922 SIRFSOC_PIN_GROUP("gpsgrp", gps_pins),
925 static const char * const lcd_16bitsgrp[] = { "lcd_16bitsgrp" };
926 static const char * const lcd_18bitsgrp[] = { "lcd_18bitsgrp" };
927 static const char * const lcd_24bitsgrp[] = { "lcd_24bitsgrp" };
928 static const char * const lcdromgrp[] = { "lcdromgrp" };
929 static const char * const uart0grp[] = { "uart0grp" };
930 static const char * const uart0_nostreamctrlgrp[] = { "uart0_nostreamctrlgrp" };
931 static const char * const uart1grp[] = { "uart1grp" };
932 static const char * const uart2grp[] = { "uart2grp" };
933 static const char * const uart2_nostreamctrlgrp[] = { "uart2_nostreamctrlgrp" };
934 static const char * const usp0_uart_nostreamctrl_grp[] = {
935 "usp0_uart_nostreamctrl_grp" };
936 static const char * const usp0grp[] = { "usp0grp" };
937 static const char * const usp1grp[] = { "usp1grp" };
938 static const char * const i2c0grp[] = { "i2c0grp" };
939 static const char * const i2c1grp[] = { "i2c1grp" };
940 static const char * const pwm0grp[] = { "pwm0grp" };
941 static const char * const pwm1grp[] = { "pwm1grp" };
942 static const char * const pwm2grp[] = { "pwm2grp" };
943 static const char * const pwm3grp[] = { "pwm3grp" };
944 static const char * const pwm4grp[] = { "pwm4grp" };
945 static const char * const vipgrp[] = { "vipgrp" };
946 static const char * const vip_noupligrp[] = { "vip_noupligrp" };
947 static const char * const warm_rstgrp[] = { "warm_rstgrp" };
948 static const char * const cko0grp[] = { "cko0grp" };
949 static const char * const cko1grp[] = { "cko1grp" };
950 static const char * const sdmmc0grp[] = { "sdmmc0grp" };
951 static const char * const sdmmc1grp[] = { "sdmmc1grp" };
952 static const char * const sdmmc2grp[] = { "sdmmc2grp" };
953 static const char * const sdmmc3grp[] = { "sdmmc3grp" };
954 static const char * const sdmmc5grp[] = { "sdmmc5grp" };
955 static const char * const sdmmc2_nowpgrp[] = { "sdmmc2_nowpgrp" };
956 static const char * const usb0_upli_drvbusgrp[] = { "usb0_upli_drvbusgrp" };
957 static const char * const usb1_utmi_drvbusgrp[] = { "usb1_utmi_drvbusgrp" };
958 static const char * const usb1_dp_dngrp[] = { "usb1_dp_dngrp" };
959 static const char * const uart1_route_io_usb1grp[] = { "uart1_route_io_usb1grp" };
960 static const char * const pulse_countgrp[] = { "pulse_countgrp" };
961 static const char * const i2sgrp[] = { "i2sgrp" };
962 static const char * const i2s_no_dingrp[] = { "i2s_no_dingrp" };
963 static const char * const i2s_6chngrp[] = { "i2s_6chngrp" };
964 static const char * const ac97grp[] = { "ac97grp" };
965 static const char * const nandgrp[] = { "nandgrp" };
966 static const char * const spi0grp[] = { "spi0grp" };
967 static const char * const spi1grp[] = { "spi1grp" };
968 static const char * const gpsgrp[] = { "gpsgrp" };
970 static const struct sirfsoc_pmx_func sirfsoc_pmx_functions[] = {
971 SIRFSOC_PMX_FUNCTION("lcd_16bits", lcd_16bitsgrp, lcd_16bits_padmux),
972 SIRFSOC_PMX_FUNCTION("lcd_18bits", lcd_18bitsgrp, lcd_18bits_padmux),
973 SIRFSOC_PMX_FUNCTION("lcd_24bits", lcd_24bitsgrp, lcd_24bits_padmux),
974 SIRFSOC_PMX_FUNCTION("lcdrom", lcdromgrp, lcdrom_padmux),
975 SIRFSOC_PMX_FUNCTION("uart0", uart0grp, uart0_padmux),
976 SIRFSOC_PMX_FUNCTION("uart0_nostreamctrl", uart0_nostreamctrlgrp,
977 uart0_nostreamctrl_padmux),
978 SIRFSOC_PMX_FUNCTION("uart1", uart1grp, uart1_padmux),
979 SIRFSOC_PMX_FUNCTION("uart2", uart2grp, uart2_padmux),
980 SIRFSOC_PMX_FUNCTION("uart2_nostreamctrl", uart2_nostreamctrlgrp, uart2_nostreamctrl_padmux),
981 SIRFSOC_PMX_FUNCTION("usp0", usp0grp, usp0_padmux),
982 SIRFSOC_PMX_FUNCTION("usp0_uart_nostreamctrl",
983 usp0_uart_nostreamctrl_grp,
984 usp0_uart_nostreamctrl_padmux),
985 SIRFSOC_PMX_FUNCTION("usp1", usp1grp, usp1_padmux),
986 SIRFSOC_PMX_FUNCTION("i2c0", i2c0grp, i2c0_padmux),
987 SIRFSOC_PMX_FUNCTION("i2c1", i2c1grp, i2c1_padmux),
988 SIRFSOC_PMX_FUNCTION("pwm0", pwm0grp, pwm0_padmux),
989 SIRFSOC_PMX_FUNCTION("pwm1", pwm1grp, pwm1_padmux),
990 SIRFSOC_PMX_FUNCTION("pwm2", pwm2grp, pwm2_padmux),
991 SIRFSOC_PMX_FUNCTION("pwm3", pwm3grp, pwm3_padmux),
992 SIRFSOC_PMX_FUNCTION("pwm4", pwm4grp, pwm4_padmux),
993 SIRFSOC_PMX_FUNCTION("vip", vipgrp, vip_padmux),
994 SIRFSOC_PMX_FUNCTION("vip_noupli", vip_noupligrp, vip_noupli_padmux),
995 SIRFSOC_PMX_FUNCTION("warm_rst", warm_rstgrp, warm_rst_padmux),
996 SIRFSOC_PMX_FUNCTION("cko0", cko0grp, cko0_padmux),
997 SIRFSOC_PMX_FUNCTION("cko1", cko1grp, cko1_padmux),
998 SIRFSOC_PMX_FUNCTION("sdmmc0", sdmmc0grp, sdmmc0_padmux),
999 SIRFSOC_PMX_FUNCTION("sdmmc1", sdmmc1grp, sdmmc1_padmux),
1000 SIRFSOC_PMX_FUNCTION("sdmmc2", sdmmc2grp, sdmmc2_padmux),
1001 SIRFSOC_PMX_FUNCTION("sdmmc3", sdmmc3grp, sdmmc3_padmux),
1002 SIRFSOC_PMX_FUNCTION("sdmmc5", sdmmc5grp, sdmmc5_padmux),
1003 SIRFSOC_PMX_FUNCTION("sdmmc2_nowp", sdmmc2_nowpgrp, sdmmc2_nowp_padmux),
1004 SIRFSOC_PMX_FUNCTION("usb0_upli_drvbus", usb0_upli_drvbusgrp, usb0_upli_drvbus_padmux),
1005 SIRFSOC_PMX_FUNCTION("usb1_utmi_drvbus", usb1_utmi_drvbusgrp, usb1_utmi_drvbus_padmux),
1006 SIRFSOC_PMX_FUNCTION("usb1_dp_dn", usb1_dp_dngrp, usb1_dp_dn_padmux),
1007 SIRFSOC_PMX_FUNCTION("uart1_route_io_usb1", uart1_route_io_usb1grp, uart1_route_io_usb1_padmux),
1008 SIRFSOC_PMX_FUNCTION("pulse_count", pulse_countgrp, pulse_count_padmux),
1009 SIRFSOC_PMX_FUNCTION("i2s", i2sgrp, i2s_padmux),
1010 SIRFSOC_PMX_FUNCTION("i2s_no_din", i2s_no_dingrp, i2s_no_din_padmux),
1011 SIRFSOC_PMX_FUNCTION("i2s_6chn", i2s_6chngrp, i2s_6chn_padmux),
1012 SIRFSOC_PMX_FUNCTION("ac97", ac97grp, ac97_padmux),
1013 SIRFSOC_PMX_FUNCTION("nand", nandgrp, nand_padmux),
1014 SIRFSOC_PMX_FUNCTION("spi0", spi0grp, spi0_padmux),
1015 SIRFSOC_PMX_FUNCTION("spi1", spi1grp, spi1_padmux),
1016 SIRFSOC_PMX_FUNCTION("gps", gpsgrp, gps_padmux),
1019 struct sirfsoc_pinctrl_data atlas6_pinctrl_data = {
1020 (struct pinctrl_pin_desc *)sirfsoc_pads,
1021 ARRAY_SIZE(sirfsoc_pads),
1022 (struct sirfsoc_pin_group *)sirfsoc_pin_groups,
1023 ARRAY_SIZE(sirfsoc_pin_groups),
1024 (struct sirfsoc_pmx_func *)sirfsoc_pmx_functions,
1025 ARRAY_SIZE(sirfsoc_pmx_functions),