2 * Synopsys Designware PCIe host controller driver
4 * Copyright (C) 2013 Samsung Electronics Co., Ltd.
5 * http://www.samsung.com
7 * Author: Jingoo Han <jg1.han@samsung.com>
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License version 2 as
11 * published by the Free Software Foundation.
14 #ifndef _PCIE_DESIGNWARE_H
15 #define _PCIE_DESIGNWARE_H
17 struct pcie_port_info {
22 phys_addr_t io_bus_addr;
23 phys_addr_t mem_bus_addr;
27 * Maximum number of MSI IRQs can be 256 per controller. But keep
28 * it 32 as of now. Probably we will never need more than 32. If needed,
29 * then increment it in multiple of 32.
31 #define MAX_MSI_IRQS 32
32 #define MAX_MSI_CTRLS (MAX_MSI_IRQS / 32)
37 void __iomem *dbi_base;
40 void __iomem *va_cfg0_base;
43 void __iomem *va_cfg1_base;
51 struct pcie_port_info config;
54 struct pcie_host_ops *ops;
56 struct irq_domain *irq_domain;
57 unsigned long msi_data;
58 DECLARE_BITMAP(msi_irq_in_use, MAX_MSI_IRQS);
61 struct pcie_host_ops {
62 void (*readl_rc)(struct pcie_port *pp,
63 void __iomem *dbi_base, u32 *val);
64 void (*writel_rc)(struct pcie_port *pp,
65 u32 val, void __iomem *dbi_base);
66 int (*rd_own_conf)(struct pcie_port *pp, int where, int size, u32 *val);
67 int (*wr_own_conf)(struct pcie_port *pp, int where, int size, u32 val);
68 int (*rd_other_conf)(struct pcie_port *pp, struct pci_bus *bus,
69 unsigned int devfn, int where, int size, u32 *val);
70 int (*wr_other_conf)(struct pcie_port *pp, struct pci_bus *bus,
71 unsigned int devfn, int where, int size, u32 val);
72 int (*link_up)(struct pcie_port *pp);
73 void (*host_init)(struct pcie_port *pp);
74 void (*msi_set_irq)(struct pcie_port *pp, int irq);
75 void (*msi_clear_irq)(struct pcie_port *pp, int irq);
76 u32 (*get_msi_data)(struct pcie_port *pp);
79 int dw_pcie_cfg_read(void __iomem *addr, int where, int size, u32 *val);
80 int dw_pcie_cfg_write(void __iomem *addr, int where, int size, u32 val);
81 irqreturn_t dw_handle_msi_irq(struct pcie_port *pp);
82 void dw_pcie_msi_init(struct pcie_port *pp);
83 int dw_pcie_link_up(struct pcie_port *pp);
84 void dw_pcie_setup_rc(struct pcie_port *pp);
85 int dw_pcie_host_init(struct pcie_port *pp);
87 #endif /* _PCIE_DESIGNWARE_H */