4 Copyright (c) Realtek Semiconductor Corp. All rights reserved.
\r
10 Prototype of RA and related data structure.
\r
12 Major Change History:
\r
14 ---------- --------------- -------------------------------
\r
15 2011-08-12 Page Create.
\r
18 // Rate adaptive define
\r
22 #define TX_RPT2_ITEM_SIZE 8
\r
24 #if (DM_ODM_SUPPORT_TYPE != ODM_WIN)
\r
26 // TX report 2 format in Rx desc
\r
28 #define GET_TX_RPT2_DESC_PKT_LEN_88E(__pRxStatusDesc) LE_BITS_TO_4BYTE( __pRxStatusDesc, 0, 9)
\r
29 #define GET_TX_RPT2_DESC_MACID_VALID_1_88E(__pRxStatusDesc) LE_BITS_TO_4BYTE( __pRxStatusDesc+16, 0, 32)
\r
30 #define GET_TX_RPT2_DESC_MACID_VALID_2_88E(__pRxStatusDesc) LE_BITS_TO_4BYTE( __pRxStatusDesc+20, 0, 32)
\r
32 #define GET_TX_REPORT_TYPE1_RERTY_0(__pAddr) LE_BITS_TO_4BYTE( __pAddr, 0, 16)
\r
33 #define GET_TX_REPORT_TYPE1_RERTY_1(__pAddr) LE_BITS_TO_1BYTE( __pAddr+2, 0, 8)
\r
34 #define GET_TX_REPORT_TYPE1_RERTY_2(__pAddr) LE_BITS_TO_1BYTE( __pAddr+3, 0, 8)
\r
35 #define GET_TX_REPORT_TYPE1_RERTY_3(__pAddr) LE_BITS_TO_1BYTE( __pAddr+4, 0, 8)
\r
36 #define GET_TX_REPORT_TYPE1_RERTY_4(__pAddr) LE_BITS_TO_1BYTE( __pAddr+4+1, 0, 8)
\r
37 #define GET_TX_REPORT_TYPE1_DROP_0(__pAddr) LE_BITS_TO_1BYTE( __pAddr+4+2, 0, 8)
\r
38 #define GET_TX_REPORT_TYPE1_DROP_1(__pAddr) LE_BITS_TO_1BYTE( __pAddr+4+3, 0, 8)
\r
41 // End rate adaptive define
\r
45 IN PDM_ODM_T pDM_Odm
\r
49 ODM_RAInfo_Init_all(
\r
50 IN PDM_ODM_T pDM_Odm
\r
55 IN PDM_ODM_T pDM_Odm,
\r
60 ODM_RA_GetShortGI_8188E(
\r
61 IN PDM_ODM_T pDM_Odm,
\r
66 ODM_RA_GetDecisionRate_8188E(
\r
67 IN PDM_ODM_T pDM_Odm,
\r
72 ODM_RA_GetHwPwrStatus_8188E(
\r
73 IN PDM_ODM_T pDM_Odm,
\r
77 ODM_RA_UpdateRateInfo_8188E(
\r
78 IN PDM_ODM_T pDM_Odm,
\r
86 ODM_RA_SetRSSI_8188E(
\r
87 IN PDM_ODM_T pDM_Odm,
\r
93 ODM_RA_TxRPT2Handle_8188E(
\r
94 IN PDM_ODM_T pDM_Odm,
\r
95 IN pu1Byte TxRPT_Buf,
\r
96 IN u2Byte TxRPT_Len,
\r
97 IN u4Byte MacIDValidEntry0,
\r
98 IN u4Byte MacIDValidEntry1
\r
103 ODM_RA_Set_TxRPT_Time(
\r
104 IN PDM_ODM_T pDM_Odm,
\r
105 IN u2Byte minRptTime
\r