2 * Copyright (c) 2016 Fuzhou Rockchip Electronics Co., Ltd
4 * This file is dual-licensed: you can use it either under the terms
5 * of the GPL or the X11 license, at your option. Note that this dual
6 * licensing only applies to this file, and not this project as a
9 * a) This file is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of the
12 * License, or (at your option) any later version.
14 * This file is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
21 * b) Permission is hereby granted, free of charge, to any person
22 * obtaining a copy of this software and associated documentation
23 * files (the "Software"), to deal in the Software without
24 * restriction, including without limitation the rights to use,
25 * copy, modify, merge, publish, distribute, sublicense, and/or
26 * sell copies of the Software, and to permit persons to whom the
27 * Software is furnished to do so, subject to the following
30 * The above copyright notice and this permission notice shall be
31 * included in all copies or substantial portions of the Software.
33 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
34 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
35 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
36 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
37 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
38 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
39 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
40 * OTHER DEALINGS IN THE SOFTWARE.
43 #include "dt-bindings/pwm/pwm.h"
44 #include "rk3399.dtsi"
47 compatible = "rockchip,rk3399-sapphire", "rockchip,rk3399";
49 backlight: backlight {
51 compatible = "pwm-backlight";
52 pwms = <&pwm0 0 25000 0>;
56 16 17 18 19 20 21 22 23
57 24 25 26 27 28 29 30 31
58 32 33 34 35 36 37 38 39
59 40 41 42 43 44 45 46 47
60 48 49 50 51 52 53 54 55
61 56 57 58 59 60 61 62 63
62 64 65 66 67 68 69 70 71
63 72 73 74 75 76 77 78 79
64 80 81 82 83 84 85 86 87
65 88 89 90 91 92 93 94 95
66 96 97 98 99 100 101 102 103
67 104 105 106 107 108 109 110 111
68 112 113 114 115 116 117 118 119
69 120 121 122 123 124 125 126 127
70 128 129 130 131 132 133 134 135
71 136 137 138 139 140 141 142 143
72 144 145 146 147 148 149 150 151
73 152 153 154 155 156 157 158 159
74 160 161 162 163 164 165 166 167
75 168 169 170 171 172 173 174 175
76 176 177 178 179 180 181 182 183
77 184 185 186 187 188 189 190 191
78 192 193 194 195 196 197 198 199
79 200 201 202 203 204 205 206 207
80 208 209 210 211 212 213 214 215
81 216 217 218 219 220 221 222 223
82 224 225 226 227 228 229 230 231
83 232 233 234 235 236 237 238 239
84 240 241 242 243 244 245 246 247
85 248 249 250 251 252 253 254 255>;
86 default-brightness-level = <200>;
89 clkin_gmac: external-gmac-clock {
90 compatible = "fixed-clock";
91 clock-frequency = <125000000>;
92 clock-output-names = "clkin_gmac";
96 dw_hdmi_audio: dw-hdmi-audio {
98 compatible = "rockchip,dw-hdmi-audio";
99 #sound-dai-cells = <0>;
102 hdmi_sound: hdmi-sound {
104 compatible = "simple-audio-card";
105 simple-audio-card,format = "i2s";
106 simple-audio-card,mclk-fs = <256>;
107 simple-audio-card,name = "rockchip,hdmi";
109 simple-audio-card,cpu {
112 simple-audio-card,codec {
113 sound-dai = <&dw_hdmi_audio>;
118 compatible = "rockchip,rk3399-io-voltage-domain";
119 rockchip,grf = <&grf>;
121 bt656-supply = <&vcc_3v0>; /* bt656_gpio2ab_ms */
122 audio-supply = <&vcca1v8_codec>; /* audio_gpio3d4a_ms */
123 sdmmc-supply = <&vcc_sd>; /* sdmmc_gpio4b_ms */
124 gpio1830-supply = <&vcc_3v0>; /* gpio1833_gpio4cd_ms */
128 compatible = "rockchip,rk3399-pmu-io-voltage-domain";
129 rockchip,grf = <&pmugrf>;
130 pmu1830-supply = <&vcc_3v0>;
133 sdio_pwrseq: sdio-pwrseq {
134 compatible = "mmc-pwrseq-simple";
136 clock-names = "ext_clock";
137 pinctrl-names = "default";
138 pinctrl-0 = <&wifi_enable_h>;
141 * On the module itself this is one of these (depending
142 * on the actual card populated):
143 * - SDIO_RESET_L_WL_REG_ON
144 * - PDN (power down when low)
146 reset-gpios = <&gpio0 10 GPIO_ACTIVE_LOW>; /* GPIO0_B2 */
149 vcc3v3_sys: vcc3v3-sys {
150 compatible = "regulator-fixed";
151 regulator-name = "vcc3v3_sys";
154 regulator-min-microvolt = <3300000>;
155 regulator-max-microvolt = <3300000>;
158 vcc5v0_host: vcc5v0-host-regulator {
159 compatible = "regulator-fixed";
161 gpio = <&gpio4 25 GPIO_ACTIVE_HIGH>;
162 pinctrl-names = "default";
163 pinctrl-0 = <&host_vbus_drv>;
164 regulator-name = "vcc5v0_host";
167 vcc5v0_sys: vcc5v0-sys {
168 compatible = "regulator-fixed";
169 regulator-name = "vcc5v0_sys";
172 regulator-min-microvolt = <5000000>;
173 regulator-max-microvolt = <5000000>;
176 vcc_phy: vcc-phy-regulator {
177 compatible = "regulator-fixed";
178 regulator-name = "vcc_phy";
184 compatible = "pwm-regulator";
185 pwms = <&pwm2 0 25000 0>;
186 regulator-name = "vdd_log";
187 regulator-min-microvolt = <800000>;
188 regulator-max-microvolt = <1400000>;
192 /* for rockchip boot on */
193 rockchip,pwm_id= <2>;
194 rockchip,pwm_voltage = <1000000>;
199 cpu-supply = <&vdd_cpu_l>;
203 cpu-supply = <&vdd_cpu_l>;
207 cpu-supply = <&vdd_cpu_l>;
211 cpu-supply = <&vdd_cpu_l>;
215 cpu-supply = <&vdd_cpu_b>;
219 cpu-supply = <&vdd_cpu_b>;
223 freq-sel = <200000000>;
230 phy-supply = <&vcc_phy>;
232 clock_in_out = "input";
233 snps,reset-gpio = <&gpio3 15 GPIO_ACTIVE_LOW>;
234 snps,reset-active-low;
235 snps,reset-delays-us = <0 10000 50000>;
236 assigned-clocks = <&cru SCLK_RMII_SRC>;
237 assigned-clock-parents = <&clkin_gmac>;
238 pinctrl-names = "default";
239 pinctrl-0 = <&rgmii_pins>;
247 mali-supply = <&vdd_gpu>;
252 i2c-scl-rising-time-ns = <168>;
253 i2c-scl-falling-time-ns = <4>;
254 clock-frequency = <400000>;
256 vdd_cpu_b: syr827@40 {
257 compatible = "silergy,syr827";
259 vin-supply = <&vcc5v0_sys>;
260 regulator-compatible = "fan53555-reg";
261 regulator-name = "vdd_cpu_b";
262 regulator-min-microvolt = <712500>;
263 regulator-max-microvolt = <1500000>;
264 regulator-ramp-delay = <1000>;
265 fcs,suspend-voltage-selector = <1>;
268 regulator-initial-state = <3>;
269 regulator-state-mem {
270 regulator-off-in-suspend;
275 compatible = "silergy,syr828";
277 vin-supply = <&vcc5v0_sys>;
278 regulator-compatible = "fan53555-reg";
279 regulator-name = "vdd_gpu";
280 regulator-min-microvolt = <712500>;
281 regulator-max-microvolt = <1500000>;
282 regulator-ramp-delay = <1000>;
283 fcs,suspend-voltage-selector = <1>;
286 regulator-initial-state = <3>;
287 regulator-state-mem {
288 regulator-off-in-suspend;
293 compatible = "rockchip,rk808";
295 interrupt-parent = <&gpio1>;
296 interrupts = <21 IRQ_TYPE_LEVEL_LOW>;
297 pinctrl-names = "default";
298 pinctrl-0 = <&pmic_int_l &pmic_dvs2>;
299 rockchip,system-power-controller;
302 clock-output-names = "xin32k", "rk808-clkout2";
304 vcc1-supply = <&vcc3v3_sys>;
305 vcc2-supply = <&vcc3v3_sys>;
306 vcc3-supply = <&vcc3v3_sys>;
307 vcc4-supply = <&vcc3v3_sys>;
308 vcc6-supply = <&vcc3v3_sys>;
309 vcc7-supply = <&vcc3v3_sys>;
310 vcc8-supply = <&vcc3v3_sys>;
311 vcc9-supply = <&vcc3v3_sys>;
312 vcc10-supply = <&vcc3v3_sys>;
313 vcc11-supply = <&vcc3v3_sys>;
314 vcc12-supply = <&vcc3v3_sys>;
315 vddio-supply = <&vcc1v8_pmu>;
318 vdd_center: DCDC_REG1 {
321 regulator-min-microvolt = <750000>;
322 regulator-max-microvolt = <1350000>;
323 regulator-name = "vdd_center";
324 regulator-state-mem {
325 regulator-off-in-suspend;
329 vdd_cpu_l: DCDC_REG2 {
332 regulator-min-microvolt = <750000>;
333 regulator-max-microvolt = <1350000>;
334 regulator-name = "vdd_cpu_l";
335 regulator-state-mem {
336 regulator-off-in-suspend;
343 regulator-name = "vcc_ddr";
344 regulator-state-mem {
345 regulator-on-in-suspend;
352 regulator-min-microvolt = <1800000>;
353 regulator-max-microvolt = <1800000>;
354 regulator-name = "vcc_1v8";
355 regulator-state-mem {
356 regulator-on-in-suspend;
357 regulator-suspend-microvolt = <1800000>;
361 vcc1v8_dvp: LDO_REG1 {
364 regulator-min-microvolt = <1800000>;
365 regulator-max-microvolt = <1800000>;
366 regulator-name = "vcc1v8_dvp";
367 regulator-state-mem {
368 regulator-off-in-suspend;
372 vcc3v0_tp: LDO_REG2 {
375 regulator-min-microvolt = <3000000>;
376 regulator-max-microvolt = <3000000>;
377 regulator-name = "vcc3v0_tp";
378 regulator-state-mem {
379 regulator-off-in-suspend;
383 vcc1v8_pmu: LDO_REG3 {
386 regulator-min-microvolt = <1800000>;
387 regulator-max-microvolt = <1800000>;
388 regulator-name = "vcc1v8_pmu";
389 regulator-state-mem {
390 regulator-on-in-suspend;
391 regulator-suspend-microvolt = <1800000>;
398 regulator-min-microvolt = <1800000>;
399 regulator-max-microvolt = <3300000>;
400 regulator-name = "vcc_sd";
401 regulator-state-mem {
402 regulator-on-in-suspend;
403 regulator-suspend-microvolt = <3300000>;
407 vcca3v0_codec: LDO_REG5 {
410 regulator-min-microvolt = <3000000>;
411 regulator-max-microvolt = <3000000>;
412 regulator-name = "vcca3v0_codec";
413 regulator-state-mem {
414 regulator-off-in-suspend;
421 regulator-min-microvolt = <1500000>;
422 regulator-max-microvolt = <1500000>;
423 regulator-name = "vcc_1v5";
424 regulator-state-mem {
425 regulator-on-in-suspend;
426 regulator-suspend-microvolt = <1500000>;
430 vcca1v8_codec: LDO_REG7 {
433 regulator-min-microvolt = <1800000>;
434 regulator-max-microvolt = <1800000>;
435 regulator-name = "vcca1v8_codec";
436 regulator-state-mem {
437 regulator-off-in-suspend;
444 regulator-min-microvolt = <3000000>;
445 regulator-max-microvolt = <3000000>;
446 regulator-name = "vcc_3v0";
447 regulator-state-mem {
448 regulator-on-in-suspend;
449 regulator-suspend-microvolt = <3000000>;
453 vcc3v3_s3: SWITCH_REG1 {
456 regulator-name = "vcc3v3_s3";
457 regulator-state-mem {
458 regulator-off-in-suspend;
462 vcc3v3_s0: SWITCH_REG2 {
465 regulator-name = "vcc3v3_s0";
466 regulator-state-mem {
467 regulator-off-in-suspend;
476 i2c-scl-rising-time-ns = <475>;
477 i2c-scl-falling-time-ns = <26>;
480 compatible = "fairchild,fusb302";
482 pinctrl-names = "default";
483 pinctrl-0 = <&fusb0_int>;
484 int-n-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
491 rockchip,i2s-broken-burst-len;
492 rockchip,playback-channels = <8>;
493 rockchip,capture-channels = <8>;
494 #sound-dai-cells = <0>;
498 #sound-dai-cells = <0>;
503 assigned-clocks = <&cru SCLK_PCIEPHY_REF>;
504 assigned-clock-parents = <&cru SCLK_PCIEPHY_REF100M>;
505 assigned-clock-rates = <100000000>;
506 ep-gpios = <&gpio3 13 GPIO_ACTIVE_HIGH>;
508 pinctrl-names = "default";
509 pinctrl-0 = <&pcie_clkreqn>;
526 keep-power-in-suspend;
527 mmc-hs400-enhanced-strobe;
532 clock-frequency = <50000000>;
533 clock-freq-min-max = <200000 50000000>;
539 keep-power-in-suspend;
540 mmc-pwrseq = <&sdio_pwrseq>;
543 pinctrl-names = "default";
544 pinctrl-0 = <&sdio0_bus4 &sdio0_cmd &sdio0_clk>;
550 clock-frequency = <150000000>;
551 clock-freq-min-max = <100000 150000000>;
559 vqmmc-supply = <&vcc_sd>;
560 pinctrl-names = "default";
561 pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_cd &sdmmc_bus4>;
579 /* tshut mode 0:CRU 1:GPIO */
580 rockchip,hw-tshut-mode = <1>;
581 /* tshut polarity 0:LOW 1:HIGH */
582 rockchip,hw-tshut-polarity = <1>;
590 u2phy0_otg: otg-port {
594 u2phy0_host: host-port {
595 phy-supply = <&vcc5v0_host>;
603 u2phy1_otg: otg-port {
607 u2phy1_host: host-port {
608 phy-supply = <&vcc5v0_host>;
653 opp-hz = /bits/ 64 <408000000>;
654 opp-microvolt = <800000>;
655 clock-latency-ns = <40000>;
658 opp-hz = /bits/ 64 <600000000>;
659 opp-microvolt = <800000>;
662 opp-hz = /bits/ 64 <816000000>;
663 opp-microvolt = <800000>;
666 opp-hz = /bits/ 64 <1008000000>;
667 opp-microvolt = <875000>;
670 opp-hz = /bits/ 64 <1200000000>;
671 opp-microvolt = <925000>;
674 opp-hz = /bits/ 64 <1416000000>;
675 opp-microvolt = <1050000>;
678 opp-hz = /bits/ 64 <1512000000>;
679 opp-microvolt = <1075000>;
685 opp-hz = /bits/ 64 <408000000>;
686 opp-microvolt = <800000>;
687 clock-latency-ns = <40000>;
690 opp-hz = /bits/ 64 <600000000>;
691 opp-microvolt = <800000>;
694 opp-hz = /bits/ 64 <816000000>;
695 opp-microvolt = <825000>;
698 opp-hz = /bits/ 64 <1008000000>;
699 opp-microvolt = <875000>;
702 opp-hz = /bits/ 64 <1200000000>;
703 opp-microvolt = <950000>;
706 opp-hz = /bits/ 64 <1416000000>;
707 opp-microvolt = <1025000>;
710 opp-hz = /bits/ 64 <1608000000>;
711 opp-microvolt = <1100000>;
714 opp-hz = /bits/ 64 <1800000000>;
715 opp-microvolt = <1175000>;
718 opp-hz = /bits/ 64 <1992000000>;
719 opp-microvolt = <1250000>;
728 518 335 /* 1008MHz */
729 617 428 /* 1200MHz */
730 728 573 /* 1416MHz */
731 827 724 /* 1608MHz */
732 925 900 /* 1800MHz */
733 1024 1108 /* 1992MHz */
764 518 335 /* 1008MHz */
765 617 428 /* 1200MHz */
766 728 573 /* 1416MHz */
767 827 724 /* 1608MHz */
768 925 900 /* 1800MHz */
769 1024 1108 /* 1992MHz */
797 opp-hz = /bits/ 64 <200000000>;
798 opp-microvolt = <800000>;
801 opp-hz = /bits/ 64 <300000000>;
802 opp-microvolt = <800000>;
805 opp-hz = /bits/ 64 <400000000>;
806 opp-microvolt = <800000>;
809 opp-hz = /bits/ 64 <500000000>;
810 opp-microvolt = <900000>;
813 opp-hz = /bits/ 64 <600000000>;
814 opp-microvolt = <900000>;
817 opp-hz = /bits/ 64 <800000000>;
818 opp-microvolt = <1000000>;
824 pmic_int_l: pmic-int-l {
826 <1 21 RK_FUNC_GPIO &pcfg_pull_up>;
829 pmic_dvs2: pmic-dvs2 {
831 <1 18 RK_FUNC_GPIO &pcfg_pull_down>;
836 host_vbus_drv: host-vbus-drv {
838 <4 25 RK_FUNC_GPIO &pcfg_pull_none>;
843 fusb0_int: fusb0-int {
844 rockchip,pins = <1 2 RK_FUNC_GPIO &pcfg_pull_up>;