2 * Copyright (c) 2016 Fuzhou Rockchip Electronics Co., Ltd
4 * This file is dual-licensed: you can use it either under the terms
5 * of the GPL or the X11 license, at your option. Note that this dual
6 * licensing only applies to this file, and not this project as a
9 * a) This file is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of the
12 * License, or (at your option) any later version.
14 * This file is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
21 * b) Permission is hereby granted, free of charge, to any person
22 * obtaining a copy of this software and associated documentation
23 * files (the "Software"), to deal in the Software without
24 * restriction, including without limitation the rights to use,
25 * copy, modify, merge, publish, distribute, sublicense, and/or
26 * sell copies of the Software, and to permit persons to whom the
27 * Software is furnished to do so, subject to the following
30 * The above copyright notice and this permission notice shall be
31 * included in all copies or substantial portions of the Software.
33 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
34 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
35 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
36 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
37 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
38 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
39 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
40 * OTHER DEALINGS IN THE SOFTWARE.
43 #include "rk3399-evb.dtsi"
46 compatible = "rockchip,rk3399-evb-rev2", "rockchip,rk3399";
48 vcc5v0_sys: vcc5v0-sys {
49 compatible = "regulator-fixed";
50 regulator-name = "vcc5v0_sys";
53 regulator-min-microvolt = <5000000>;
54 regulator-max-microvolt = <5000000>;
59 dynamic-power-coefficient = <121>;
63 dynamic-power-coefficient = <1068>;
68 opp-hz = /bits/ 64 <408000000>;
69 opp-microvolt = <800000>;
70 clock-latency-ns = <40000>;
73 opp-hz = /bits/ 64 <600000000>;
74 opp-microvolt = <800000>;
77 opp-hz = /bits/ 64 <816000000>;
78 opp-microvolt = <800000>;
81 opp-hz = /bits/ 64 <1008000000>;
82 opp-microvolt = <875000>;
85 opp-hz = /bits/ 64 <1200000000>;
86 opp-microvolt = <925000>;
89 opp-hz = /bits/ 64 <1416000000>;
90 opp-microvolt = <1025000>;
93 opp-hz = /bits/ 64 <1512000000>;
94 opp-microvolt = <1075000>;
100 opp-hz = /bits/ 64 <408000000>;
101 opp-microvolt = <800000>;
102 clock-latency-ns = <40000>;
105 opp-hz = /bits/ 64 <600000000>;
106 opp-microvolt = <800000>;
109 opp-hz = /bits/ 64 <816000000>;
110 opp-microvolt = <800000>;
113 opp-hz = /bits/ 64 <1008000000>;
114 opp-microvolt = <850000>;
117 opp-hz = /bits/ 64 <1200000000>;
118 opp-microvolt = <925000>;
121 opp-hz = /bits/ 64 <1416000000>;
122 opp-microvolt = <1025000>;
125 opp-hz = /bits/ 64 <1608000000>;
126 opp-microvolt = <1125000>;
129 opp-hz = /bits/ 64 <1800000000>;
130 opp-microvolt = <1200000>;
140 573 1141 /* 1008MHz */
141 683 1850 /* 1200MHz */
142 805 2499 /* 1416MHz */
143 915 2922 /* 1608MHz */
144 // 1024 3416 /* 1800MHz */
175 573 1141 /* 1008MHz */
176 683 1850 /* 1200MHz */
177 805 2499 /* 1416MHz */
178 915 2922 /* 1608MHz */
179 // 1024 3416 /* 1800MHz */
206 sustainable-power = <1600>; /* milliwatts */
212 <&cpu_l0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
213 contribution = <10240>;
218 <&cpu_b0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
219 contribution = <1024>;
224 <&gpu THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
225 contribution = <10240>;
231 dynamic-power = <1780>;
236 compatible = "fairchild,fusb302";
238 pinctrl-names = "default";
239 pinctrl-0 = <&fusb1_int>;
240 vbus-5v-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
241 int-n-gpios = <&gpio1 24 GPIO_ACTIVE_HIGH>;
245 vdd_cpu_b: syr827@40 {
246 compatible = "silergy,syr827";
248 vin-supply = <&vcc5v0_sys>;
249 regulator-compatible = "fan53555-reg";
250 regulator-name = "vdd_cpu_b";
251 regulator-min-microvolt = <712500>;
252 regulator-max-microvolt = <1500000>;
253 regulator-ramp-delay = <1000>;
254 fcs,suspend-voltage-selector = <1>;
257 regulator-initial-state = <3>;
258 regulator-state-mem {
259 regulator-off-in-suspend;
264 compatible = "ti,lp8752";
266 vin0-supply = <&vcc5v0_sys>;
268 vdd_gpu: lp8752_buck0 {
269 regulator-name = "vdd_gpu";
270 regulator-min-microvolt = <735000>;
271 regulator-max-microvolt = <1400000>;
279 compatible = "rockchip,rk808";
281 interrupt-parent = <&gpio1>;
282 interrupts = <21 IRQ_TYPE_LEVEL_LOW>;
283 pinctrl-names = "default";
284 pinctrl-0 = <&pmic_int_l &pmic_dvs2>;
285 rockchip,system-power-controller;
288 clock-output-names = "xin32k", "rk808-clkout2";
290 vcc1-supply = <&vcc3v3_sys>;
291 vcc2-supply = <&vcc3v3_sys>;
292 vcc3-supply = <&vcc3v3_sys>;
293 vcc4-supply = <&vcc3v3_sys>;
294 vcc6-supply = <&vcc3v3_sys>;
295 vcc7-supply = <&vcc3v3_sys>;
296 vcc8-supply = <&vcc3v3_sys>;
297 vcc9-supply = <&vcc3v3_sys>;
298 vcc10-supply = <&vcc3v3_sys>;
299 vcc11-supply = <&vcc3v3_sys>;
300 vcc12-supply = <&vcc3v3_sys>;
301 vddio-supply = <&vcc1v8_pmu>;
307 regulator-min-microvolt = <750000>;
308 regulator-max-microvolt = <1350000>;
309 regulator-name = "vdd_log";
310 regulator-state-mem {
311 regulator-on-in-suspend;
312 regulator-suspend-microvolt = <900000>;
316 vdd_cpu_l: DCDC_REG2 {
319 regulator-min-microvolt = <750000>;
320 regulator-max-microvolt = <1350000>;
321 regulator-name = "vdd_cpu_l";
322 regulator-state-mem {
323 regulator-off-in-suspend;
330 regulator-name = "vcc_ddr";
331 regulator-state-mem {
332 regulator-on-in-suspend;
339 regulator-min-microvolt = <1800000>;
340 regulator-max-microvolt = <1800000>;
341 regulator-name = "vcc_1v8";
342 regulator-state-mem {
343 regulator-on-in-suspend;
344 regulator-suspend-microvolt = <1800000>;
348 vcc1v8_dvp: LDO_REG1 {
351 regulator-min-microvolt = <1800000>;
352 regulator-max-microvolt = <1800000>;
353 regulator-name = "vcc1v8_dvp";
354 regulator-state-mem {
355 regulator-off-in-suspend;
359 vcc3v0_tp: LDO_REG2 {
362 regulator-min-microvolt = <3000000>;
363 regulator-max-microvolt = <3000000>;
364 regulator-name = "vcc3v0_tp";
365 regulator-state-mem {
366 regulator-off-in-suspend;
370 vcc1v8_pmu: LDO_REG3 {
373 regulator-min-microvolt = <1800000>;
374 regulator-max-microvolt = <1800000>;
375 regulator-name = "vcc1v8_pmu";
376 regulator-state-mem {
377 regulator-on-in-suspend;
378 regulator-suspend-microvolt = <1800000>;
385 regulator-min-microvolt = <1800000>;
386 regulator-max-microvolt = <3300000>;
387 regulator-name = "vcc_sd";
388 regulator-state-mem {
389 regulator-on-in-suspend;
390 regulator-suspend-microvolt = <3300000>;
394 vcca3v0_codec: LDO_REG5 {
397 regulator-min-microvolt = <3000000>;
398 regulator-max-microvolt = <3000000>;
399 regulator-name = "vcca3v0_codec";
400 regulator-state-mem {
401 regulator-off-in-suspend;
408 regulator-min-microvolt = <1500000>;
409 regulator-max-microvolt = <1500000>;
410 regulator-name = "vcc_1v5";
411 regulator-state-mem {
412 regulator-on-in-suspend;
413 regulator-suspend-microvolt = <1500000>;
417 vcca1v8_codec: LDO_REG7 {
420 regulator-min-microvolt = <1800000>;
421 regulator-max-microvolt = <1800000>;
422 regulator-name = "vcca1v8_codec";
423 regulator-state-mem {
424 regulator-off-in-suspend;
431 regulator-min-microvolt = <3000000>;
432 regulator-max-microvolt = <3000000>;
433 regulator-name = "vcc_3v0";
434 regulator-state-mem {
435 regulator-on-in-suspend;
436 regulator-suspend-microvolt = <3000000>;
440 vcc3v3_s3: SWITCH_REG1 {
443 regulator-name = "vcc3v3_s3";
444 regulator-state-mem {
445 regulator-off-in-suspend;
449 vcc3v3_s0: SWITCH_REG2 {
452 regulator-name = "vcc3v3_s0";
453 regulator-state-mem {
454 regulator-off-in-suspend;
462 rockchip,utmi-avalid;
468 compatible = "fairchild,fusb302";
470 pinctrl-names = "default";
471 pinctrl-0 = <&fusb0_int>;
472 vbus-5v-gpios = <&gpio1 3 GPIO_ACTIVE_LOW>;
473 int-n-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;